SRAM QFP 7MB Search Results
SRAM QFP 7MB Result Highlights (5)
Part | ECAD Model | Manufacturer | Description | Download | Buy |
---|---|---|---|---|---|
SM34020APCM40 |
![]() |
SM34020APCM40 144-QFP |
![]() |
||
5962-9679002NXB |
![]() |
Digital Signal Processor 144-QFP -55 to 125 |
![]() |
||
DP83843BVJE/NOPB |
![]() |
PHYTER 80-QFP 0 to 70 |
![]() |
![]() |
|
5962-9679001NXB |
![]() |
Digital Signal Processor 144-QFP -55 to 125 |
![]() |
||
TL28L92IFR |
![]() |
3.3-V/5-V Dual Universal Asynchronous Receiver/Transmitter 44-QFP -40 to 85 |
![]() |
![]() |
SRAM QFP 7MB Datasheets Context Search
Catalog Datasheet | Type | Document Tags | |
---|---|---|---|
Contextual Info: QS75836 High-Speed CMOS. , , . 8K x 36 Block-Allocated Shared-Port RAM with Flexi-Burst Q OQTKa„ft QS75836 FEATURES • Four independent 2K x 36-bit blocks • Independent port controls • Fast port access times: 20 ns, 25 ns, 30 ns - 50-MHz, 40-MHz, 33-MHz cycle times |
OCR Scan |
QS75836 36-bit 50-MHz, 40-MHz, 33-MHz 208-pin QF208 MDSF-00011-08 | |
Contextual Info: QS75436 High-Speed CMOS 4K x 36 Block-Allocated Shared-Port RAM with Flexi-Burst Q FEATURES • Two independent 2K x 36-bit blocks • Independent port controls • Fast port access times: 20 ns, 25 ns, 30 ns - 50-MHz, 40-MHz, 33-MHz cycle times • Total bandwidth 3.6 Gbits/sec |
OCR Scan |
QS75436 36-bit 50-MHz, 40-MHz, 33-MHz 208-pin 74bba03 MDSF-00015-01 00031ED | |
D23R
Abstract: D2L DIODE D17R diode d5r d25r 74FCI D26R 74*b03
|
OCR Scan |
QS75436 QS75436 36-bit 50-MHz, 40-MHz, 33-MHz 208-pin MDSF-00015-00 D23R D2L DIODE D17R diode d5r d25r 74FCI D26R 74*b03 | |
D2L DIODE
Abstract: QS75836 02FL
|
OCR Scan |
QS75836 QS75836 36-bit 50-MHz, 40-MHz, 33-MHz 208-pin 74bbfi03 D2L DIODE 02FL | |
philips diode PH 33J
Abstract: UM61256FK-15 sem 2106 inverter diagram IDT7024L70GB um61256 UM61256ak sram um61256fk15 HIGH VOLTAGE ISOLATION DZ 2101 C5584 IDT74LVC1G07ADY
|
Original |
10-BIT QS3L384) QS3L2384 QS3L384 QS3L2384 philips diode PH 33J UM61256FK-15 sem 2106 inverter diagram IDT7024L70GB um61256 UM61256ak sram um61256fk15 HIGH VOLTAGE ISOLATION DZ 2101 C5584 IDT74LVC1G07ADY | |
UM61256FK-15
Abstract: YD 6409 philips diode PH 33J um61256 um61256ak-15 PZ 5805 PHILIPS UM6164 KM6264BLS-7 UM61256ak sram IDT8M624
|
Original |
74F257, 74FCT257, 74FCT257T QS32257 QS3257 QS32257 UM61256FK-15 YD 6409 philips diode PH 33J um61256 um61256ak-15 PZ 5805 PHILIPS UM6164 KM6264BLS-7 UM61256ak sram IDT8M624 | |
Contextual Info: QS723651. QS723661 PRELIMINARY High-Speed CMOS 2K x 36, 4K x 36 Clocked FIFO Q QS723651 QS723661 FEATURES • • • • • • Clocked interface 2K/4K x 36 FIFO Programmable Almost-Full and Empty flags Bi-directional mailbox registers Adjustable retransmit |
OCR Scan |
QS723651. QS723661 QS723651 QS723661 40-MHz 120-pin 132-pin 36-bit MDSF-00009-05 | |
ccp protocol
Abstract: automotive ecu manual renesas M32176 PMSM simulink model cmos circuit simulink example matlab code for 2 bit updown counter M32R RTD renesas M32R ES600 m32174
|
Original |
M32R/ECU 32-bit REJ01B0006-0101Z ccp protocol automotive ecu manual renesas M32176 PMSM simulink model cmos circuit simulink example matlab code for 2 bit updown counter M32R RTD renesas M32R ES600 m32174 | |
XA-52Contextual Info: TMS320C6203 FIXED-POINT DIGITAL SIGNAL PROCESSOR SPRS086B – JANUARY 1999 – REVISED AUGUST 1999 D D D D Highest Performance Fixed-Point Digital Signal Processor DSP TMS320C6203 – 4-, 3.33-ns Instruction Cycle Time – 250-, 300-MHz Clock Rate – Eight 32-Bit Instructions/Cycle |
Original |
TMS320C6203 SPRS086B TMS320C6203 33-ns 300-MHz 32-Bit 32-/40-Bit) 16-Bit XA-52 | |
12 hour digital clock using 7490
Abstract: PDCR 900 2175 pcfc internal circuit mxic dsp stop watch using 7490 FC0012 ia2c p-92-01
|
Original |
16bit TLCS-900/L1 TMP91C025F 29/June/2001 TMP91C025. 91C025-247 TMP91C025 P-LQFP100-1414-0 12 hour digital clock using 7490 PDCR 900 2175 pcfc internal circuit mxic dsp stop watch using 7490 FC0012 ia2c p-92-01 | |
12 hour digital clock using 7490
Abstract: RKH ah TMP91C025F
|
Original |
16bit TLCS-900/L1 TMP91C025F 09/November/2001 10Touch 91C025-254 TMP91C025 P-LQFP100-1414-0 12 hour digital clock using 7490 RKH ah TMP91C025F | |
DFMCContextual Info: Data Book 16bit Micro controller TLCS-900/L1 series TMP91C025F Under Development REV3.2 September. 10, 2001 Rev. 3.2 10/September/2001 contents Table of Contents TLCS-900/L1 Devices TMP91C025F 1. OUTLINE AND DEVICE CHARACTERISTICS 2. PIN ASSIGNMENT AND PIN FUNCTIONS |
Original |
16bit TLCS-900/L1 TMP91C025F 10/September/2001 91C025-254 TMP91C025 P-LQFP100-1414-0 91C025-255 DFMC | |
TMS320C6202
Abstract: TMS320C6202B TMS320C6203 TMS320C6204 TMDX320006211
|
Original |
TMS320C6202, TMS320C6202B, TMS320C6203, TMS320C6204 SPRS104A TMS320C62x 33-ns 300-MHz 32-Bit 32-/40-Bit) TMS320C6202 TMS320C6202B TMS320C6203 TMS320C6204 TMDX320006211 | |
MAKING A10 BGA
Abstract: n340 ad TMS320C6202 TMS320C6202B TMS320C6203 TMS320C6204 340-PIN
|
Original |
TMS320C6202, TMS320C6202B, TMS320C6203, TMS320C6204 SPRS104 TMS320C62x 33-ns 300-MHz 32-Bit 32-/40-Bit) MAKING A10 BGA n340 ad TMS320C6202 TMS320C6202B TMS320C6203 TMS320C6204 340-PIN | |
|
|||
Contextual Info: HEADER LINE 1 FIXED-POINT DIGITAL SIGNAL PROCESSORS SPRS104A – OCTOBER 1999 – REVISED MARCH 2000 D D D D D Signal Processors DSPs TMS320C62x – 5-, 4-, 3.33-ns Instruction Cycle Time – 200-, 250-, 300-MHz Clock Rate – Eight 32-Bit Instructions/Cycle |
Original |
SPRS104A TMS320C62x 33-ns 300-MHz 32-Bit 32-/40-Bit) 16-Bit | |
SPRU296
Abstract: ST2328
|
Original |
TMS320C6202, TMS320C6202B, TMS320C6203, TMS320C6204 SPRS104 TMS320C62x 33-ns 300-MHz 32-Bit 32-/40-Bit) SPRU296 ST2328 | |
Contextual Info: QS70581 PRELIMINARY High-Speed CMOS « i, ^« 8K x 18 Asynchronous Dual-Port RAM Ö _ QS70581 FEATURES/BENEFITS • • • • • • • High-speed asynchronous x18 dual-port RAM architecture Independent port access and control Access times from either port, |
OCR Scan |
QS70581 QS70581 100-pln 100-Pin MDSF-00013-02 4bb003 000217b | |
Contextual Info: QS70681 PRELIMINARY Q High-Speed CMOS 16K x 18 Asynchronous Dual-Port RAM QS70681 FEATURES/BENEFITS • • • • • • • High-speed asynchronous x18 dual-port RAM architecture Independent port access and control Access times from either port, 25/35/45/55 ns |
OCR Scan |
QS70681 QS70681 100-pin MDSF-00014-02 | |
TDA0161 equivalent
Abstract: 1N3393 BDX54F equivalent byt301000 bux transient voltage suppressor ST90R9 ua776mh sgs 2n3055 Transistor morocco mje13007 inmos transputer reference manual
|
OCR Scan |
||
PDCR 900 pressure
Abstract: DMA 3 YEER DATE SHEET PDCR 900 P60U 451H P71C TLCS-90 TMP91C016 PDCR 800 pressure 5630 LED
|
Original |
16bit TLCS-900/L1 TMP91C016 TMP91C016-1 TMP91C016-4 TMP91C016-10 TMP91C016-12 PDCR 900 pressure DMA 3 YEER DATE SHEET PDCR 900 P60U 451H P71C TLCS-90 TMP91C016 PDCR 800 pressure 5630 LED | |
TNETV1050
Abstract: SN74ALVC164245 frame buffer gsm avr project sms TNETV1050 Kits UCC3895 ap note TMS320C5509a Transistors C5407 Japan tlk10021 SN74CB3Q6800 SN65LV1024
|
Original |
SLYB111 TNETV1050 SN74ALVC164245 frame buffer gsm avr project sms TNETV1050 Kits UCC3895 ap note TMS320C5509a Transistors C5407 Japan tlk10021 SN74CB3Q6800 SN65LV1024 | |
D3254Contextual Info: QS7024A PRELIMINARY High-Speed CMOS 4K x 16 Asynchronous Dual-Port RAM Q FEATURES QS7024A DESCRIPTION High-speed asynchronous dual-port architecture Access times from either port, 20/25/35/55 ns Industry standard pin-out Independent port access and control |
OCR Scan |
QS7024A QS7024A 100-pin 84-pin 64Kbit 32-bit MDSF-00024-00 D3254 | |
TLCS-90
Abstract: 0P-61F "PWM Controllers" UC 3842 FMN5 lear layout of 4 channel 315 rf transmitter TMP91C820AF tlp 748 ah202f ay- 8500 system philips semiconductor data handbook
|
Original |
16bit TLCS-900/L1 TMP91C820AF 07/December/2001 --------TLCS-900/L1 91C820A-347 TMP91C820A NameP-LQFP144-1616-0 91C820A-348 TLCS-90 0P-61F "PWM Controllers" UC 3842 FMN5 lear layout of 4 channel 315 rf transmitter TMP91C820AF tlp 748 ah202f ay- 8500 system philips semiconductor data handbook | |
12 hour digital clock using 7490Contextual Info: Data Book 16bit Micro controller TLCS-900/L1 series TMP91C820AF Rev. 2.4 7/September/2001 contents - Contents -TLCS-900/L1 LSI DEVICES TMP91C820AF 1. 2. Outline and Device Characteristics Pin Assignment and Pin Functions 2.1 Pin Assignment Diagram |
Original |
16bit TLCS-900/L1 TMP91C820AF 7/September/2001 --------TLCS-900/L1 91C820A-346 TMP91C820A NameP-LQFP144-1616-0 91C820A-347 12 hour digital clock using 7490 |