SY100S325DC Search Results
SY100S325DC Price and Stock
Synergy Semiconductor Corp SY100S325DC |
|||||||||||
Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
![]() |
SY100S325DC | 12 |
|
Buy Now |
SY100S325DC Datasheets (4)
Part | ECAD Model | Manufacturer | Description | Curated | Datasheet Type | PDF Size | Page count | |
---|---|---|---|---|---|---|---|---|
SY100S325DC | Synergy Semiconductor | LOW-POWER HEX ECL-to-TTL TRANSLATOR | Scan | 96.62KB | 4 | |||
SY100S325DC | Synergy Semiconductor | LOW-POWER HEX ECL-to-TTL TRANSLATOR | Scan | 93.48KB | 4 | |||
SY100S325DC | Synergy Semiconductor | LOW-POWER HEX ECL-to-TTL TRANSLATOR | Scan | 93.78KB | 4 | |||
SY100S325DC | Synergy Semiconductor | LOW-POWER HEX ECL-to-TTL TRANSLATOR | Scan | 95.96KB | 4 |
SY100S325DC Datasheets Context Search
Catalog Datasheet | Type | Document Tags | |
---|---|---|---|
SY100S325
Abstract: SY100S325DC SY100S325FC SY100S325JC
|
OCR Scan |
SY100S325 of-37mA Fl00K) SY100S325 500il SY100S325DC D24-1 SY100S325FC F24-1 SY100S325JC | |
F100K
Abstract: SY100S325
|
OCR Scan |
SY100S325 -37mA 75Ki2 F100K) D24-1 SY100S325 SY100S325DC D24-1 SY100S325FC F24-1 F100K | |
Contextual Info: * LOW-POWER HEX ECL-to-TTL TRANSLATOR SYNERGY SY100S325 SEMICONDUCTOR DESCRIPTION FEATURES The SY100S325 are hex translators for converting 100K ECL logic levels to TTL logic levels. Inputs can be used as inverting, non-inverting or differential receivers. |
OCR Scan |
SY100S325 SY100S325 SY100S325DC D24-1 SY100S325FC F24-1 SY100S325JC J28-1 SY10OS325JCTR | |
Contextual Info: ^ i.OW-POWER HEX EC!.-lo-TTL TRANSLATOR S YN ER G Y :viooS325 S E M IC O N D U C T O R D ES C R IPTIO N FE A TU R E S • Max. propagation delay of 3.7ns ■ Iee min. of -37m A ■ TTL outputs ■ Extended supply voltage option: Vee = -4.2V to -5.5V ■ 25% faster than National's 325 |
OCR Scan |
SY100S325DC SY100S325FC SY100S325JC SY100S325JCTR D24-1 F24-1 J28-1 J28-1 | |
LD523Contextual Info: LO W -PO W ER HEX ECL-to-TTL TRANSLATOR SYNERG Y SY100S325 SEMICONDUCTOR DESCRIPTION FEATURES Max. propagation delay of 3.7ns Ie e min. o f-37 m A TTL outputs Extended supply voltage option: V ee = -4.2V to -5.5V 25% faster than National's 325 Differential inputs with built-in offset |
OCR Scan |
SY100S325 018-Mot LD523 | |
Contextual Info: LOW -PO W ER HEX ECL-to-TTL TRANSLATOR SYNERGY SY100S325 SEMICONDUCTOR DESCRIPTION FEATURES Max. propagation delay of 3.7ns T h e S Y 1 0 0 S 3 2 5 a re h e x tra n s la to rs fo r c o n v e rtin g 1 0 0 K E C L lo g ic le v e ls to T T L lo g ic le v e ls . In p u ts ca n be |
OCR Scan |
SY100S325 SY100S325DC SY100S325FC SY1OOS325JC SY100S325JCTR D24-1 F24-1 J28-1 | |
Contextual Info: * LOW-POWER HEX ECL-to-TTL TRANSLATOR SYNERGY SY100S325 SEMICONDUCTOR FEATURES DESCRIPTION Max. propagation delay of 3.7ns The SY100S325 are hex translators for converting 100K ECL logic levels to TTL logic levels. Inputs can be used as inverting, non-inverting or differential receivers. |
OCR Scan |
SY100S325 SY100S325 75Ki2 SY100S325DC D24-1 SY100S325FC F24-1 SY100S325JC J28-1 | |
Contextual Info: * LOW-POWER HEX ECL-tO-TTL TRANSLATOR SYNERGY SY100S325 SEMICONDUCTOR FEATURES DESCRIPTION Max. propagation delay of 3.7ns Iee The SY100S325 are hex translators for converting 100K ECL logic levels to TTL logic levels. Inputs can be used as inverting, non-inverting or differential receivers. An |
OCR Scan |
SY100S325 SY100S325 75Ki2 SY100S325DC D24-1 SY100S325FC F24-1 SY100S325JC J28-1 | |
Contextual Info: * LOW-POWER HEX ECL-to-TTL TRANSLATOR SYNERGY SY100S325 SEMICONDUCTOR DESCRIPTION FEATURES The SY100S325 are hex translators for converting 100K ECL logic levels to TTL logic levels. Inputs can be used as inverting, non-inverting o r differential receivers. An |
OCR Scan |
SY100S325 SY100S325 SY100S325DC D24-1 SY100S325FC F24-1 SY100S325JC J28-1 000102B | |
F100K
Abstract: SY100S325 SY100S325DC SY100S325FC D2618
|
OCR Scan |
SY100S325 -37mA F100K) D24-1 SY100S325DC D24-1 SY100S325FC F24-1 SY100S325JC F100K SY100S325 D2618 | |
Contextual Info: LOW-POWER HEX ECL-to-TTL TRANSLATOR SYNERG Y SY100S325 SEMICONDUCTOR DESCRIPTION FEATURES Max. propagation delay of 3.7ns Iee min. o f-37 m A TTL outputs Extended supply voltage option: V ee = -4 .2 V to -5 .5 V 25% faster than National's 325 Differential inputs with built-in offset |
OCR Scan |
SY100S325 SY100S325 75Ki2 | |
D2418
Abstract: F100K SY100S325 SY100S325DC SY100S325FC SY100S325JC SY100S325JCTR
|
Original |
SY100S325 SY100S325 SY100S325DC D24-1 SY100S325FC F24-1 SY100S325JC J28-1 D2418 F100K SY100S325DC SY100S325FC SY100S325JC SY100S325JCTR |