Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    ZL30106 Search Results

    SF Impression Pixel

    ZL30106 Price and Stock

    Microchip Technology Inc ZL30106QDG1

    IC PHASE LOCK LOOP DPLL 64TQFP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey ZL30106QDG1 Tray 160
    • 1 -
    • 10 -
    • 100 -
    • 1000 $36.7875
    • 10000 $36.7875
    		Buy Now
    Avnet Americas ZL30106QDG1 Tray 4 Weeks 160
    • 1 $45.71
    • 10 $45.71
    • 100 $34.63
    • 1000 $34.63
    • 10000 $34.63
    		Buy Now
    Mouser Electronics ZL30106QDG1 169
    • 1 $45.71
    • 10 $45.71
    • 100 $36.57
    • 1000 $36.57
    • 10000 $36.57
    		Buy Now
    Newark ZL30106QDG1 Bulk 1
    • 1 $40.04
    • 10 $37.67
    • 100 $36.48
    • 1000 $36.48
    • 10000 $36.48
    		Buy Now
    Microchip Technology Inc ZL30106QDG1 4,480
    • 1 $45.71
    • 10 $45.71
    • 100 $34.63
    • 1000 $32.02
    • 10000 $30.35
    		Buy Now
    Onlinecomponents.com ZL30106QDG1
    • 1 -
    • 10 -
    • 100 $52.97
    • 1000 $36.53
    • 10000 $36.53
    		Buy Now
    NAC ZL30106QDG1 5,920 1
    • 1 $42.04
    • 10 $42.04
    • 100 $38.72
    • 1000 $35.89
    • 10000 $35.89
    		Buy Now
    Avnet Silica ZL30106QDG1 6 Weeks 160
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Buy Now
    EBV Elektronik ZL30106QDG1 5 Weeks 160
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Buy Now
    Master Electronics ZL30106QDG1
    • 1 -
    • 10 -
    • 100 $52.97
    • 1000 $36.53
    • 10000 $36.53
    		Buy Now

    Zarlink Semiconductor Inc ZL30106QDG1

    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Quest Components ZL30106QDG1 74
    • 1 $59.904
    • 10 $59.904
    • 100 $47.9232
    • 1000 $47.9232
    • 10000 $47.9232
    		Buy Now

    Others ZL30106QDG1

    INSTOCK
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Chip 1 Exchange ZL30106QDG1 247
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Get Quote

    ZL30106 Datasheets (6)

    Part ECAD Model Manufacturer Description Curated Type PDF
    ZL30106 Zarlink Semiconductor SONET/SDH/PDH Network Interface DPLL Original PDF
    ZL30106 Zarlink Semiconductor SONET/SDH/PDH Network Interface DPLL Original PDF
    ZL30106QDG Zarlink Semiconductor SONET/SDH/PDH network interface DPLL. Original PDF
    ZL30106QDG1 Microsemi Integrated Circuits (ICs) - Clock/Timing - Application Specific - IC PHASE LOCK LOOP DPLL 64TQFP Original PDF
    ZL30106QDG1 Zarlink Semiconductor Clock/Timing - Application Specific, Integrated Circuits (ICs), IC PHASE LOCK LOOP DPLL 64TQFP Original PDF
    ZL30106QDG1 Zarlink Semiconductor SONET/SDH/PDH Network Interface DPLL Original PDF

    ZL30106 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    GR-1244

    Abstract: TCXO 20 MHZ ZL30143 ZL30136 CABGA msap ZL30145 ZL30106 ZL30108 ZL30112
    Text: TIMING AND SYNCHRONIZATION PRODUCT CATALOG ZL30110 ZL30112 ZL30113 Rate Conversion PLLs PDH ZL30106 Line Card Synchronizers SyncE/ SONET/SDH SyncE SONET/SDH SyncE GR-1244 Stratum 4/4E G.823, G.824 PDH GR-1244 Stratum 3 G.823, G.824 System Synchronizers


    Original     		PDF ZL30110 ZL30112 ZL30113 ZL30106 GR-1244 GR-253 GR-1244 ZL30131 TCXO 20 MHZ ZL30143 ZL30136 CABGA msap ZL30145 ZL30106 ZL30108 ZL30112

    GR-1244-CORE

    Abstract: GR-253-CORE ZL30106 ZL30106QDG "network interface cards"
    Text: ZL30106 SONET/SDH/PDH Network Interface DPLL Data Sheet Features • • • • • • • • October 2004 Synchronizes to clock-and-sync-pair to maintain minimal phase skew between inputs and outputs Supports output wander and jitter generation specifications for SONET/SDH and PDH


    Original     		PDF ZL30106 GR-1244-CORE GR-253-CORE ZL30106 ZL30106QDG "network interface cards"

    IEEE1588

    Abstract: ZL30143 ZL30310 ZL30320 ZL30146 STM-16 Architecture ZL30142 CABGA ZL30132 ZL30136
    Text: TIMING AND SYNCHRONIZATION PRODUCT CATALOG 1 Line Card Synchronizers Rate Conversion PLLs ZL30110 ZL30112 ZL30113 See Page 3 PDH ZL30106 See Page 2 IEEE 1588/SyncE ZL30316 ZL30320 See Page 2 SyncE SONET/SDH ZL30131 ZL30132 ZL30145 ZL30146 ZL30108 See Page 2


    Original     		PDF ZL30106 1588/SyncE ZL30316 ZL30320 ZL30131 ZL30132 ZL30145 ZL30146 ZL30108 ZL30321 IEEE1588 ZL30143 ZL30310 ZL30320 ZL30146 STM-16 Architecture ZL30142 CABGA ZL30132 ZL30136

    ZL30155

    Abstract: ZL30142 ZL30143 zl30160 zl30310 IEEE1588 stm 4 muxponder stm 16 muxponder ZL30112 ZL30320
    Text: TIMING AND SYNCHRONIZATION PRODUCT CATALOG 1 Line Card Synchronizers Rate Conversion PLLs ZL30110 ZL30112 ZL30113 See Page 4 PDH ZL30106 See Page 2 IEEE 1588/SyncE ZL30316 ZL30320 See Page 2 OTN, SyncE SONET/SDH ZL30155 ZL30160 See Page 2 SyncE SONET/SDH


    Original     		PDF ZL30106 1588/SyncE ZL30316 ZL30320 ZL30155 ZL30160 ZL30131 ZL30132 ZL30145 ZL30146 ZL30142 ZL30143 zl30160 zl30310 IEEE1588 stm 4 muxponder stm 16 muxponder ZL30112 ZL30320

    GR-1244-CORE

    Abstract: GR-253-CORE ZL30106 ZL30106QDG ZL30106QDG1 "network interface cards"
    Text: ZL30106 SONET/SDH/PDH Network Interface DPLL Data Sheet Features • • • • • • • November 2005 Synchronizes to clock-and-sync-pair to maintain minimal phase skew between inputs and outputs Supports output wander and jitter generation specifications for SONET/SDH and PDH


    Original     		PDF ZL30106 GR-1244-CORE GR-253-CORE ZL30106 ZL30106QDG ZL30106QDG1 "network interface cards"

    "network interface cards"

    Abstract: No abstract text available
    Text: ZL30106 SONET/SDH/PDH Network Interface DPLL Data Sheet Features • • • • • • • • July 2005 Synchronizes to clock-and-sync-pair to maintain minimal phase skew between inputs and outputs Supports output wander and jitter generation specifications for SONET/SDH and PDH


    Original     		PDF ZL30106 ZL30106QDG "network interface cards"

    Untitled

    Abstract: No abstract text available
    Text: ZL30106 SONET/SDH/PDH Network Interface DPLL Data Sheet Features • • • • • • • • June 2004 Synchronizes to clock-and-sync-pair to maintain minimal phase skew between inputs and outputs Supports output wander and jitter generation specifications for SONET/SDH and PDH


    Original     		PDF ZL30106

    ZL30406

    Abstract: ZL30407 ZL30414 ZL30415 ZL30416 GR-253-CORE ZL30106
    Text: ZL30106 SONET/SDH/PDH NETWORK INTERFACE DIGITAL PLL VOICE/DATA ZL30106 Simplified Block Diagram High Performance IED;J%I:>%F:> D[jmeha?dj[h\WY[:FBB Clock & Sync Pair Inputs Independant Input References Primary Reference 2, 8 kHz, 1.5, 2, 8, 16 or 19 MHz


    Original     		PDF ZL30106 ZL30106 PP5880 ZL30414 OC-192/STM-64) ZL30416 ZL30406 OC-48/STM-16) ZL30415 ZL30406 ZL30407 ZL30414 ZL30415 ZL30416 GR-253-CORE

    Untitled

    Abstract: No abstract text available
    Text: TIMING AND SYNCHRONIZATION PRODUCT CATALOG ZL30110 ZL30112 ZL30113 Rate Conversion PLLs PDH ZL30106 Line Card Synchronizers SyncE/ SONET/SDH SyncE SONET/SDH SyncE GR-1244 Stratum 4/4E G.823, G.824 ZL30131 ZL30132 ZL30145 ZL30146 ZL30108 ZL30321 ZL30136 ZL30100


    Original     		PDF ZL30110 ZL30112 ZL30113 ZL30106 GR-1244 ZL30131 ZL30132 ZL30145 ZL30146 ZL30108

    GR-1244-CORE

    Abstract: GR-253-CORE ZL30106 ZL30106QDG ZL30106QDG1 "network interface cards"
    Text: ZL30106 SONET/SDH/PDH Network Interface DPLL Data Sheet Features • • • • • • • April 2010 Synchronizes to clock-and-sync-pair to maintain minimal phase skew between inputs and outputs Supports output wander and jitter generation specifications for SONET/SDH and PDH


    Original     		PDF ZL30106 GR-1244-CORE GR-253-CORE ZL30106 ZL30106QDG ZL30106QDG1 "network interface cards"

    GR-1244-CORE

    Abstract: GR-253-CORE ZL30106 ZL30106QDG "network interface cards"
    Text: ZL30106 SONET/SDH/PDH Network Interface DPLL Data Sheet Features • • • • • • • • June 2004 Synchronizes to clock-and-sync-pair to maintain minimal phase skew between inputs and outputs Supports output wander and jitter generation specifications for SONET/SDH and PDH


    Original     		PDF ZL30106 GR-1244-CORE GR-253-CORE ZL30106 ZL30106QDG "network interface cards"

    9270N

    Abstract: GR-1244 GR-253 GR-253-CORE STM-16 ZL30117 ZL30119 ZL30121 ZL30121GGG ZL30121GGG2
    Text: ZL30121 SONET/SDH Low Jitter System Synchronizer Data Sheet May 2006 A full Design Manual is available to qualified customers. To register, please send an email to TimingandSync@Zarlink.com. Ordering Information ZL30121GGG ZL30121GGG2 Features • • Internal APLL provides standard output clock


    Original     		PDF ZL30121 ZL30121GGG ZL30121GGG2 9270N GR-1244 GR-253 GR-253-CORE STM-16 ZL30117 ZL30119 ZL30121 ZL30121GGG ZL30121GGG2

    ZL30100

    Abstract: ZL30101 ZL30102 ZL30105 ZL30106 ZL30108 ZL30109 ZL30110 ZL30111 ZL30112
    Text: ZLAN-178 Synchronizer Power Supply Decoupling and Layout Practices Application Note Contents November 2007 1.0 Introduction 2.0 Power Supply Decoupling for 64 Pin Devices 3.0 Power Supply Decoupling for 32 Pin Devices 4.0 Common Recommended Layout Practices


    Original     		PDF ZLAN-178 ZL30100, ZL30101, ZL30102, ZL30105, ZL30106, ZL30109 ZL30111 ZL30108, ZL30110 ZL30100 ZL30101 ZL30102 ZL30105 ZL30106 ZL30108 ZL30112

    RW-69

    Abstract: ZL30121GGGV2 GR-1244 GR-253 GR-253-CORE STM-16 ZL30117 ZL30119 ZL30121 ZL30121GGGv
    Text: ZL30121 SONET/SDH Low Jitter System Synchronizer Data Sheet June 2008 Features • • Internal APLL provides standard output clock frequencies up to 622.08 MHz with jitter < 3 ps RMS suitable for GR-253-CORE OC-12 and G.813 STM-16 interfaces • Programmable output synthesizers generate clock


    Original     		PDF ZL30121 GR-253 GR-1244 GR-253-CORE OC-12 STM-16 ZL30121GGGV2 ZL30121GGG2V2 RW-69 ZL30121GGGV2 ZL30117 ZL30119 ZL30121 ZL30121GGGv

    atm over pdh

    Abstract: PDH/SDH CY10 IEEE-1588 IEEE1588 phy 1588 PHY DWDM2G
    Text: VOICE & TIMING SOLUTIONS For a New Global Network Use of Combined Synchronous Ethernet & IEEE-1588 in Wireless TDD applications Jeremy Lewis – Product Line Manager Wireless remains Strong Worldwide Average Bandwidth per Installed Connection Mbps ƒ Backhaul investments jump


    Original     		PDF IEEE-1588 atm over pdh PDH/SDH CY10 IEEE1588 phy 1588 PHY DWDM2G

    1588-aware

    Abstract: Communication Techniques IEEE1588 ANT-20 ethernet hybrid network
    Text: VOICE & TIMING SOLUTIONS For a New Global Network Hybrid Mode Synchronous Ethernet & IEEE1588 in Wireless TDD applications Jeremy Lewis – Zarlink Semiconductor The Focus on Backhaul ƒ AT&T to Spend $2B More on Wireless in 2010 ƒ More than $18Bn in total spend for 2010


    Original     		PDF IEEE1588 CoC14 1588-aware Communication Techniques ANT-20 ethernet hybrid network

    GR-1244-CORE

    Abstract: GR-253-CORE MT90866 ZL30105 ZL30105QDG ZL30106 tc84l
    Text: ZL30105 T1/E1/SDH Stratum 3 Redundant System Clock Synchonizer for AdvancedTCA and H.110 Data Sheet Features June 2004 • Synchronizes to clock-and-sync-pair to maintain minimal phase skew between the master-clock and the redundant slave-clock • Supports ITU-T G.813 option 1, G.823 for 2048 kbs


    Original     		PDF ZL30105 GR-1244-CORE ZL30105QDG GR-253-CORE MT90866 ZL30105 ZL30105QDG ZL30106 tc84l

    Untitled

    Abstract: No abstract text available
    Text: ZL30116 SONET/SDH OC-48/OC-192 System Synchronizer Data Sheet June 2006 A full Design Manual is available to qualified customers. To register, please send an email to TimingandSync@Zarlink.com. Ordering Information ZL30116GGG ZL30116GGG2 Features • 100 Pin CABGA


    Original     		PDF ZL30116 OC-48/OC-192 ZL30116GGG ZL30116GGG2 GR-253 GR-1244 OC-192/STM-64

    HM 338

    Abstract: No abstract text available
    Text: ZL30105 T1/E1/SDH Stratum 3 Redundant System Clock Synchonizer for AdvancedTCA and H.110 Data Sheet Features June 2004 • Synchronizes to clock-and-sync-pair to maintain minimal phase skew between the master-clock and the redundant slave-clock • Supports ITU-T G.813 option 1, G.823 for 2048 kbs


    Original     		PDF ZL30105 GR-1244-CORE HM 338

    GR-1244

    Abstract: GR-253 GR-253-CORE STM-16 ZL30117 ZL30119 ZL30121 ZL30121GGGV2 ZL30121GGGv
    Text: ZL30121 SONET/SDH Low Jitter System Synchronizer Data Sheet June 2008 A full Design Manual is available to qualified customers. To register, please send an email to TimingandSync@Zarlink.com. Ordering Information ZL30121GGGV2 ZL30121GGG2V2 Features • Supports the requirements of Telcordia GR-253 and


    Original     		PDF ZL30121 ZL30121GGGV2 ZL30121GGG2V2 GR-253 GR-1244 GR-253-CORE OC-12 STM-16 ZL30117 ZL30119 ZL30121 ZL30121GGGV2 ZL30121GGGv

    GR-1244

    Abstract: GR-253 ZL30106 ZL30116 ZL30117 ZL30119
    Text: ZL30116 SONET/SDH OC-48/OC-192 System Synchronizer Data Sheet June 2008 A full Design Manual is available to qualified customers. To register, please send an email to TimingandSync@Zarlink.com. Ordering Information ZL30116GGGV2 100 Pin CABGA ZL30116GGG2V2100 Pin CABGA*


    Original     		PDF ZL30116 OC-48/OC-192 ZL30116GGGV2 ZL30116GGG2V2100 -40oC GR-253 GR-1244 OC-192/STM-64 ZL30106 ZL30116 ZL30117 ZL30119

    GR-1244

    Abstract: GR-253 ZL30106 ZL30116 ZL30116GGG ZL30116GGG2 ZL30117 ZL30119 wand
    Text: ZL30116 SONET/SDH Low Jitter System Synchronizer Data Sheet December 2005 A full Design Manual is available to qualified customers. To register, please send an email to TimingandSync@Zarlink.com. Ordering Information ZL30116GGG 100 Pin CABGA Trays ZL30116GGG2 100 Pin CABGA* Trays


    Original     		PDF ZL30116 ZL30116GGG ZL30116GGG2 GR-253 GR-1244 OC-48/STM-16 ZL30106 ZL30116 ZL30116GGG ZL30117 ZL30119 wand

    LE79Q2281

    Abstract: 1N6761-1 2N2369AU 2N2907AUB BR17 datasheet transistor SI 6822 Dimming LED aplications Dimming LED Driver aplications GC4600 IC ZL70572
    Text: Product Portfolio 2013-2014 ng-edge Embed Power Matters. About Microsemi Microsemi Corporation is a leading provider of semiconductor solutions differentiated by power, security, reliability and performance. The company concentrates on providing solutions for applications where power matters, security


    Original     		PDF

    Untitled

    Abstract: No abstract text available
    Text: ZL30121 SONET/SDH Low Jitter System Synchronizer Data Sheet May 2006 A full Design Manual is available to qualified customers. To register, please send an email to TimingandSync@Zarlink.com. Ordering Information ZL30121GGG ZL30121GGG2 Features • • Internal APLL provides standard output clock


    Original     		PDF ZL30121 ZL30121GGG ZL30121GGG2 GR-253 GR-1244 GR-253-CORE OC-12 STM-16