This site uses third-party website tracking technologies to provide and continually improve our services, and to display advertisements according to users' interests. I agree and may revoke or change my consent at any time with effect for the future.
PRELIMINARY
MT4LC4IW4GS
4 M EG x4 BURSTEDO DRAM
4 MEG x 4
BURST EDO
DRAM
FEATURES
PIN ASSIGNMENT (Top View)
⢠Burst order, interleave or linear, programmed by
executing WCBR cycle
