The Datasheet Archive
Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers
Search
DSAE0075454.pdf
by QuickLogic
Partial File Text
Chapter 3 - Macro Library Reference Chapter 3: The Macro Library The QuickLogic Macro Library contains over 500 macros and macro building blocks. While these macros offer a wide range of function
Datasheet Type
Original
RoHS
Unknown
Pb Free
Unknown
Lifecycle
Unknown
Price & Stock
Powered by
Findchips
DSAE0075454.pdf
preview
Download Datasheet
User Tagged Keywords
16 bit ripple adder
2 bit magnitude comparator using 2 xor gates
3 to 8 bit decoder
3-8 decoder 74138
4-bit bcd subtractor
4-LINE TO 10-LINE DECODERS with clock
7400 datasheet 2-input nand gate
7400 fan-out
7400 pin configuration
7400 Series 4-bit Bi-Directional Shift Register
7400 series logic ICs
7400 TTL
74104
74138 full subtractor
74138 logic gates
74138 OCTAL decoder
74139
74139 decoder chip pinout
74139 Dual 2 to 4 line decoder
74139 mux
74139 pin configuration with
74154
74154 ci
74194 shift register
74240
74244
74273 multiplexer
74295
74295 4-Bit Right Shift Left Shift Register
74595
74595 shift register
7474 14 PIN
7474 d flip
7474 D flip flop
7474 D flip-flop
7474 D flip-flop datasheet
7474 flip flops
7474 for shift register
7474 j-k flip flop
7474 J-K Flip-Flop
7474 shift register
7478 J-K Flip-Flop
74823 FULL ADDER
8 bit 74166
8 bit adder
8 bit bcd adder subtractor
8 shift register by using D flip-flop
BCD adder and subtractor
BPAD16
buffer 74244
CI 74138
CI 74139
CI 7474
d flip flop 7474
d-latch by using D flip-flop 7474
DE flip-flops 7474
decoder 74154
encoder 74174
full adder bcd
full adder circuit using xor and nand gates
full subtractor circuit using nand gates
full subtractor circuit using nor gates
full subtractor circuit using xor and nand gates
full subtractor decoder using xor and nand gates
full subtractor implementation using multiplexer
full subtractor implementation using NOR gate
ipad32
ipad4
jk 7474
LOGIC DESCRIPTION OF 74244
master slave jk flip flop
pASIC 1 Family
pin configuration for half adder
pin configuration of 74154
pin configuration of d flip flip 7474
RCNT16
RGC16
schematic of TTL latch
schematic of TTL XOR Gates
shift register by using D flip-flop
shift register by using D flip-flop 7474
Single 2-Input AND type name
ttl 2-bit half adder
TTL 7400
ttl 74104
TTL 74154
TTL 7474
ttl logic gates
TTL139Q
TTL161
TTL78
verilog code 16 bit UP COUNTER
Verilog code of 4-bit full subtractor
verilog code of 8 bit comparator
vhdl code for 2-bit BCD adder
vhdl code for 4 bit even parity generator
vhdl code for 4-bit magnitude comparator
vhdl code for 74154 4-to-16 decoder
vhdl code for 74194
vhdl code for 8 bit ODD parity generator
VHDL code for 8 bit ripple carry adder
vhdl code for 8-bit BCD adder
vhdl code for 8-bit serial adder
vhdl code for demultiplexer 16 to 1 using 4 to 1
vhdl code for parity generator 8-bit input
vhdl code of ripple carry adder
vhdl for 8-bit BCD adder
which logic family is 7474