This site uses third-party website tracking technologies to provide and continually improve our services, and to display advertisements according to users' interests. I agree and may revoke or change my consent at any time with effect for the future.
A
B
C
D
Garda-D Block Diagram (Discrete)
4
SYSTEM DC/DC
TPS51120
INPUTS
E
CLK GEN.
Mobile CPU
Yonah 478 1.83G/2G/2.16G 4, 5
HOST BUS 400/533/667MHz
IDT CV125PA (ICS 954
