DSAZSAA00026906.pdf by Cypress Semiconductor

Partial File Text CY7C2168KV18/CY7C2170KV18 18-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) with ODT 18-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) with ODT
Datasheet Type Original
RoHS Unknown
Pb Free Unknown
Lifecycle Unknown

DSAZSAA00026906.pdf preview Download Datasheet