DSA00101925.pdf by Xilinx

Partial File Text Robust Feature Set · Flexible on-chip memory Distributed and Block Memory · 4 Digital Delay Lock Loops per device Efficient chip level/ board level clock management · Select I/O Technology Inter
Datasheet Type Original
RoHS Unknown
Pb Free Unknown
Lifecycle Unknown
Price & Stock Find it at Findchips.com

DSA00101925.pdf preview

Download Datasheet

User Tagged Keywords

CS144 FG256 PQ208 SPARTAN XC2S50 SPARTAN-II SPARTAN-II xc2s100 pq208 SPARTAN-II xc2s50 pq208 TQ144 VQ100 XC2S100 XC2S15 XC2S30 XC2S30 board XC2S50 XILINX SPARTAN XC2S50

Price & Stock Powered by