DSA2IH0015337.pdf by Not Available

Partial File Text EP M 7096 EPLD Features High-density, erasable CMOS EPLD based on second-generation MAX architecture 1,800 usable gates Combinatorial speeds with tPD = 7.5 ns Counter frequencies up to 125 MHz Advan
Datasheet Type Scan
RoHS Unknown
Pb Free Unknown
Lifecycle Unknown

DSA2IH0015337.pdf preview Download Datasheet