DSA0072062.pdf

Partial File Text 1-Gb/s/pin Multi-Gigabit DRAM Design with Low Impedance Hierarchical I/O Architecture Hiroki Fujisawa, T. Takahashi, H. Yoko*, I. Fujii*, Y. Takai, and M. Nakamura Development Div., Elpida Memory,
Datasheet Type Original
RoHS Unknown
Pb Free Unknown
Lifecycle Unknown

DSA0072062.pdf preview

Download Datasheet

User Tagged Keywords

prefetch x16-DQs