This site uses third-party website tracking technologies to provide and continually improve our services, and to display advertisements according to users' interests. I agree and may revoke or change my consent at any time with effect for the future.
T em ic
M 67201A/M 67202A
MATRA MHS
512 x 9 & 1K x 9 CMOS Parallel FIFO
Introduction
The M67201A/202A implement a first-in first-out
algorithm, featuring asynchronous read/write operations