DSA00166634.pdf by Cypress Semiconductor

Partial File Text CY7C1266V18 CY7C1277V18 CY7C1268V18 CY7C1270V18 36-Mbit DDR-II+ SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency) Features 36-Mbit density (4M x 8, 4M x 9, 2M x 18, 1M x 36) 300 MHz to 400
Datasheet Type Original
RoHS Unknown
Pb Free Unknown
Lifecycle Unknown

DSA00166634.pdf preview Download Datasheet