Texas Instruments recommends a 4-layer PCB with a solid ground plane, and to keep the analog and digital signals separate. The ADC should be placed close to the analog signal sources, and the digital signals should be routed away from the analog signals. Additionally, the use of decoupling capacitors and a quiet power supply is recommended.
The ADC31JB68RTAT has an internal calibration feature that can be enabled through the CAL pin. The calibration process involves shorting the CAL pin to the AGND pin, and then applying a full-scale input voltage to the analog input pins. The ADC will then adjust its internal gain and offset to ensure accurate conversions.
The maximum sampling rate of the ADC31JB68RTAT is 68 MSPS. To achieve this rate, the ADC must be operated in the pipelined mode, and the clock frequency must be set to 136 MHz. Additionally, the input signals must be properly filtered and amplified to ensure that they are within the ADC's input range.
The ADC31JB68RTAT has a parallel output interface that can be connected to a microcontroller or FPGA. The ADC outputs 16-bit data, and the interface can be configured to operate in either master or slave mode. The ADC also has a SYNC pin that can be used to synchronize the data transfer with the microcontroller or FPGA.
The power consumption of the ADC31JB68RTAT is typically 330 mW at 68 MSPS. To reduce power consumption, the ADC can be operated at a lower sampling rate, or the power-down mode can be enabled when the ADC is not in use. Additionally, the use of a low-power mode can reduce the power consumption to 150 mW.
ADC31JB68RTAT datasheet
by Texas Instruments
Findchips
