Texas Instruments provides a recommended layout and routing guide in the ADS1198CZXGR Evaluation Module User's Guide (SLAU445). It's essential to follow this guide to ensure optimal performance and minimize noise.
To optimize the ADS1198CZXGR for low noise and high CMRR, ensure that the analog input pins are properly shielded, use a low-noise voltage reference, and implement a good PCB layout with minimal noise coupling. Additionally, use the internal voltage reference and set the gain to the lowest possible value for the desired signal amplitude.
The maximum data rate of the ADS1198CZXGR depends on the clock frequency and the number of channels being used. With a clock frequency of 4.096 MHz, the maximum data rate is approximately 8 kSPS per channel. However, this can be increased to 16 kSPS per channel by using a clock frequency of 8.192 MHz.
Calibration of the ADS1198CZXGR involves offset and gain calibration. The device has an internal calibration mode that can be used to calibrate the offset and gain. Additionally, external calibration can be performed using an external voltage reference and a calibration signal. Refer to the ADS1198CZXGR datasheet and application notes for more information on calibration procedures.
The power consumption of the ADS1198CZXGR depends on the clock frequency, voltage supply, and operating mode. The typical power consumption is around 13.5 mW at 3.3 V and 4.096 MHz clock frequency. To reduce power consumption, use the lowest possible clock frequency, disable unused channels, and use the power-down mode when not in use.
ADS1198CZXGR datasheet
by Texas Instruments
Findchips
