The recommended layout and routing for the ADS7950SBDBT involves keeping the analog and digital grounds separate, using a solid ground plane, and minimizing the length of the analog input traces. It's also recommended to use a 4-layer PCB with a dedicated analog power plane and a dedicated digital power plane.
To optimize the performance of the ADS7950SBDBT in noisy environments, use a low-pass filter at the analog input, use a shielded cable for the analog input, and consider using a common-mode filter or a differential amplifier to reduce noise. Additionally, ensure that the digital and analog grounds are separated and that the power supply is well-regulated.
The maximum sampling rate of the ADS7950SBDBT is 2 MSPS (mega-samples per second). However, the actual sampling rate may be limited by the system's clock frequency, the analog input bandwidth, and the digital interface.
The ADS7950SBDBT has an internal calibration circuit that can be used to calibrate the device. The calibration process involves applying a known input voltage and then adjusting the internal calibration registers to achieve the desired accuracy. The calibration process can be performed using the SPI interface.
The power consumption of the ADS7950SBDBT depends on the operating mode and the clock frequency. In normal operating mode, the typical power consumption is around 35 mW at 2.5 V and 10 MHz clock frequency. In power-down mode, the typical power consumption is around 10 μW.
ADS7950SBDBT datasheet
by Texas Instruments
Findchips
