The recommended power-up sequence is to apply VCC first, followed by AVCC, and then DVCC. This ensures that the analog and digital circuits are powered up in the correct order.
To optimize the PCB layout, keep analog and digital signals separate, use a solid ground plane, and place decoupling capacitors close to the device. Also, ensure that the clock signal traces are short and direct to minimize jitter.
The maximum clock frequency supported by the PCM1792ADBR is 256 fs (where fs is the sampling frequency). For example, at a sampling frequency of 44.1 kHz, the maximum clock frequency is 11.2896 MHz.
To configure the PCM1792ADBR for master clock mode, set the MCLK pin to the desired clock frequency, and set the M/S pin to logic high. Also, ensure that the BCK pin is connected to the clock signal and the LRCK pin is connected to the frame clock signal.
The recommended termination for the PCM1792ADBR's digital outputs is a 50-ohm resistor in series with a 10-pF capacitor to ground. This helps to reduce electromagnetic interference (EMI) and improve signal integrity.
PCM1792ADBR datasheet
by Texas Instruments
