DSA00417843.pdf by PhaseLink
- PL123-08 (Preliminary) 3.3V Zero Delay Buffer FEATURES DESCRIPTION ยท The PL123-08 is a PLL-based zero-delay buffer family, used to distribute up to eight outputs. Select inputs S2 an
- Original
- Unknown
- Unknown
- Unknown
-
Powered by
Findchips
