This site uses third-party website tracking technologies to provide and continually improve our services, and to display advertisements according to users' interests. I agree and may revoke or change my consent at any time with effect for the future.
Active Errata List
·
·
·
·
During UART Reception, Clearing REN May Generate Unexpected IT
SPI Interface - Transmission on Master Mode
SPI Interface - SPI SS pin Limitation on Master/Slave
SP