0123456789ABCDEF Search Results

RC5 decoder using the LPC2000

Abstract: RC5 decoder LPC214x.h ir transmit rc5 remote AN10722 rc5 protocol LPC2000 RC5.c RC5 CODE Biphase space decoder
Contextual Info: AN10722 RC5 decoder using the LPC2000 Rev. 01 — 16 July 2008 Application note Document information Info Content Keywords LPC2000, ARM7, RC5 decoder, Infrared Remote Control Abstract This application note demonstrates the use of a low cost ARM7 based NXP microcontroller for receiving and decoding RC5 commands.

cbc 327

Abstract: diagram wii remote CPRS CA20C03A WaCS CA20C03A-10 CA20C03W-5 CA20C03W-8 WD2001
Contextual Info: NEWBRIDGE niCROSYSTENS NEWBRIDGE MICROSYSTEMS t.ME D • LSññlO l 0D020E7 ■ NBflC CA20C03A & CA20C03W AUGUST 1993 DES ENCRYPTION PROCESSORS The CA20C03A is an improved version of the DES encryption processor designed by Newbridge Microsystems, while the CA20C03W

667 ecb

Abstract: verilog code for implementation of des verilog code for des tsmc sram
Contextual Info: FIPS 46-3 Standard Compliant Encryption/Decryption performed in 48 cycles ECB mode DES3 Up to 168 bits of security Triple Data Encryption Standard Core Verilog IP Core The DES3 core implements the Triple Data Encryption Standard (DES3) documented in the U.S. Government publication FIPS 46-3.

XAPP130

Abstract: verilog code for routing table XCV800 XC4000X XCV100 XCV1000 XCV150 XCV200 XCV300 XCV400
Contextual Info: APPLICATION NOTE  Using the Virtex Block SelectRAM+ XAPP130 October 16, 1998 Version 1.0 13* Advance Application Note Summary The Virtex FPGA Series provides dedicated blocks of on-chip 4096 bit dual-port synchronous RAM. You can use each port of the block SelectRAM+

Contextual Info: M HCS512 ic r o c h ip 0 Ä l t e F ' Code Hopping Decoder PACKAGETYPE FEATURES PDIP, SOIC Security Secure storage of Manufacturer’s Cod LRNIN |_ 1 18 □ RFIN Secure storage of transmitter’s keys LRNOUT Q 2 Up to four transmitters can be learned K e e Lo q

Contextual Info: W94AD6KB / W94AD2KB 1Gb Mobile LPDDR Table of Contents1. 2. 3. 4. 5. 6. 7. 8. GENERAL DESCRIPTION . 4 FEATURES . 4

B605

Abstract: HC711E9 S085 b673 power transistor IC1 7812 b673 transistor SPGMR11 AN1060 MC68HC811E2FN2 M68HC11
Contextual Info: M68HC11E Family Data Sheet M68HC11 Microcontrollers M68HC11E/D Rev. 5 6/2003 MOTOROLA.COM/SEMICONDUCTORS MC68HC11E Family Data Sheet To provide the most up-to-date information, the revision of our documents on the World Wide Web will be the most current. Your printed copy may be an earlier

A1833

Contextual Info: Advance‡ 2Gb: x16, x32 Mobile LPDDR SDRAM Features Mobile Low-Power DDR SDRAM MT46H128M16LF – 32 Meg x 16 x 4 banks MT46H256M16L2 – 32 Meg x 16 x 4 banks x 2 MT46H64M32LF – 16 Meg x 32 x 4 banks MT46H128M32L2 – 16 Meg x 32 x 4 banks x 2 MT46H256M32L4 – 16 Meg x 32 x 4 banks x 4

Contextual Info: July 2007 HYB18M256320CFX–7.5 HYE18M256320CFX–7.5 DRAMs for Mobile Applications 256-Mbit Mobile-RAM Data S heet Rev.1.03 Data Sheet HY[B/E]18M256320CFX–7.5 256-Mbit DDR Mobile-RAM HYB18M256320CFX–7.5, HYE18M256320CFX–7.5 Revision History: Rev.1.03, 2007-07

CA20C03A

Contextual Info: CA20C03A DES ENCRYPTION PROCESSOR • The CA20C03A is an improved version of the DES encryption processor designed by Tundra Semiconductor Corporation. • Data transfer rates up to 3.85 Mbytes per second • Encrypt and decrypt using Data Encryption Standard DES adopted by the U.S. Department

MT46H64M16

Abstract: 6S55 MT46H64M16LF
Contextual Info: 1Gb: x16, x32 Mobile LPDDR SDRAM Features Mobile Low-Power DDR SDRAM MT46H64M16LF – 16 Meg x 16 x 4 Banks MT46H32M32LF – 8 Meg x 32 x 4 Banks Features Options • Vdd/Vddq – 1.8V/1.8V • Configuration – 64 Meg x 16 16 Meg x 16 x 4 banks – 32 Meg x 32 (8 Meg x 32 x 4 banks)

s11 stopping compound

Abstract: DEF01
Contextual Info: 128Mb: x16, x32 Mobile DDR SDRAM Features Mobile DDR SDRAM MT46H8M16LF – 2 Meg x 16 x 4 banks MT46H4M32LF – 1 Meg x 32 x 4 banks Features Options • VDD/VDDQ = 1.70–1.95V • Bidirectional data strobe per byte of data DQS • Internal, pipelined double data rate (DDR)

Contextual Info: Advance‡ 512Mb: 32 Meg x 16, 16 Meg x 32 Mobile SDRAM Features Mobile SDRAM MT48H32M16LF– 8 Meg x 16 x 4 banks MT48H16M32LF – 4 Meg x 32 x 4 banks For the latest data sheet, refer to Micron’s Web site: http://www.micron.com/mobile Table 1: Features

KDS 11.0592 CRYSTAL

Abstract: KF-38G-12P5200 KDS Crystals 32.768 KDS oscillator 11.0592 mhz DMX-26 DS1620 DS87C530 DT-26S MC-306 kds 2 pin crystal oscillator 11.0592 mhz
Contextual Info: Application Note 79 Using the DS87C530 Real Time Clock www.dalsemi.com OVERVIEW The DS87C530 incorporates a real-time clock RTC and alarm to allow the user to perform real-world timing operations such as time-stamping an event, performing a task at a specific time, or executing very

MT46H128M16

Abstract: MT46H128M16LF MT46H64M32LF MT46H128 MT46H128M32L2 MT46H256M32 MT46H64M32 MT46H128M MT46H128M16L 240-ball
Contextual Info: 2Gb: x16, x32 Mobile LPDDR SDRAM Features Mobile Low-Power DDR SDRAM MT46H128M16LF – 32 Meg x 16 x 4 Banks MT46H64M32LF – 16 Meg x 32 x 4 Banks MT46H128M32L2 – 16 Meg x 32 x 4 Banks x 2 MT46H256M32L4 – 32 Meg x 16 x 4 Banks x 4 MT46H256M32R4 - 32 Meg x 16 x 4 Banks x 4

KDS Crystals 32.768

Abstract: KDS 11.0592 MHZ crystal crystal oscillator 11.0592 mhz KDS 32. 768 KHZ crystal KDS 11.0592 CRYSTAL OSCILLATOR 32.768K Data Sheet kds 2 pin crystal oscillator 11.0592 mhz KF-38G-12P5200 epson 32.768k 32.768K
Contextual Info: APPLICATION NOTE 79 Application Note 79 Using the DS87C530 Real Time Clock OVERVIEW The DS87C530 incorporates a real time clock RTC and alarm to allow the user to perform real–world timing operations such as time–stamping an event, performing a task at a specific time, or executing very long timing

circuit diagram of ddr ram

Abstract: HYB18M1G320BF
Contextual Info: March 2007 HYB18M 1G 320 B F– 7 . 5 HYE18M 1G 320 B F– 7 . 5 DRAMs for Mobile Applications 1-Gbit x32 DDR Mobile-RAM RoHS compliant Data S heet Rev.1.00 Data Sheet HY[B/E]18M1G320BF 1-Gbit DDR Mobile-RAM HYB18M1G320BF–7.5, HYE18M1G320BF–7.5, Revision History: 2007-03, Rev.1.00

MC68HC05

Abstract: M6805 705J2 AN477 MC68HC705J2 08c1
Contextual Info: Order this document as AN477/D MOTOROLA SEMICONDUCTOR APPLICATION NOTE AN477 Simple A/D for MCUs without built-in A/D converters By Åke Webjörn, Motorola AB, Sweden 1.0 Introduction Non-critical measurement of resistance is needed in many applications. Examples are temperature, light,

STK 403 090 E

Abstract: INSTRUCTION SET motorola 6800 MC68HC711E9cfn2 MC68HC11E Family motorola 5910 B642 motorola STK 442 130 M68HC811 stk 090 motorola 68hc11 schematic programmer
Contextual Info: M68HC11E Family Technical Data M68HC11 Microcontrollers M68HC11E/D Rev. 4, 7/2002 WWW.MOTOROLA.COM/SEMICONDUCTORS MC68HC11E Family Technical Data To provide the most up-to-date information, the revision of our documents on the World Wide Web will be the most current. Your printed

Wavecom g850 1900

Abstract: Wavecom 16 port sms modem AT Command for imei number change wavecom q2406B M/STK 491 5101 me
Contextual Info: AT Commands Interface Guide for 6.57 Release Revision: 004 Date: November 2006 AT Commands Interface Guide for 6.57 Release Revision 004 Date November 6, 2006 Reference WM_ASW_OAT_UGD_00044 Confidential Page: 1 / 449 This document is the sole and exclusive property of Wavecom. Not to be distributed or divulged without

atmega128 usart code bootloader example

Abstract: M8515 ATMEL m8515 What is SPM and LPM atmega128 bootloader M8535 ATMEL M8535 music generate ATMEL M162 atmega128 USART C code examples
Contextual Info: AVR230: DES Bootloader Features • Fits All AVR Microcontrollers with Bootloader Capabilities • Enables Secure Transfer of Compiled Software or Sensitive Data to Any AVR with Bootloader Capabilities 8-bit Microcontroller • Includes Easy To Use, Configurable Example Applications

63B53

Contextual Info: cmm CA20C03A DES ENCRYPTION PROCESSOR High speed DES Encryption Processor is pin and function compatible with industry standard WD20C03A The Newbridge Microsystems CA20C03A DES Encryption Processor is designed to encrypt and decrypt 64-bit blocks of data using the algorithm specified in the Federal

ELPIDA lpddr

Abstract: 1GB-x16 samsung lpddr LPDDR2 SDRAM samsung MT46H64M16LF cross infineon power cycling
Contextual Info: 1Gb: x16, x32 Mobile LPDDR SDRAM Features Mobile Low-Power DDR SDRAM MT46H64M16LF – 16 Meg x 16 x 4 banks MT46H32M32LF – 8 Meg x 32 x 4 banks Features Options • VDD/VDDQ – 1.8V/1.8V • Configuration – 64 Meg x 16 16 Meg x 16 x 4 banks – 32 Meg x 32 (8 Meg x 32 x 4 banks)

pic30-bin2hex

Abstract: ASM30 24FJ128GA010 PIC18FXXX DS51317E dspic33f example codes i2c SIM30 dspic33f DS51284 SIM30 ba 9759
Contextual Info: MPLAB ASM30 MPLAB® LINK30 AND UTILITIES USER’S GUIDE 2005 Microchip Technology Inc. DS51317E Note the following details of the code protection feature on Microchip devices: • Microchip products meet the specification contained in their particular Microchip Data Sheet.