Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    54ACT110 Search Results

    54ACT110 Result Highlights (1)

    Part ECAD Model Manufacturer Description Download Buy
    54ACT11004FK/B
    Rochester Electronics LLC 54ACT11004 - HEX INVERTER, TTL-COMPATIBLE INPUTS Visit Rochester Electronics LLC Buy
    SF Impression Pixel

    54ACT110 Price and Stock

    Rochester Electronics LLC 54ACT11004FK-B

    IC HEX INVERTER
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey 54ACT11004FK-B Bulk 3
    • 1 -
    • 10 $132.24
    • 100 $132.24
    • 1000 $132.24
    • 10000 $132.24
    Buy Now

    Rochester Electronics LLC SNJ54ACT11000FK

    IC GATE NAND
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey SNJ54ACT11000FK Bulk 54
    • 1 -
    • 10 -
    • 100 $5.64
    • 1000 $5.64
    • 10000 $5.64
    Buy Now

    Rochester Electronics LLC SNJ54ACT11002FK

    IC GATE NOR
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey SNJ54ACT11002FK Bulk 54
    • 1 -
    • 10 -
    • 100 $5.64
    • 1000 $5.64
    • 10000 $5.64
    Buy Now

    Rochester Electronics LLC SNJ54ACT11008FK

    IC GATE AND
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey SNJ54ACT11008FK Bulk 54
    • 1 -
    • 10 -
    • 100 $5.64
    • 1000 $5.64
    • 10000 $5.64
    Buy Now

    Rochester Electronics LLC SNJ54ACT11074FK

    D FLIP-FLOP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey SNJ54ACT11074FK Bulk 53
    • 1 -
    • 10 -
    • 100 $5.71
    • 1000 $5.71
    • 10000 $5.71
    Buy Now

    54ACT110 Datasheets (44)

    Part ECAD Model Manufacturer Description Curated Datasheet Type PDF PDF Size Page count
    54ACT11000
    Texas Instruments QUADRUPLE 2-INPUT POSITIVE-NAND GATES Original PDF 73.52KB 4
    54ACT11000
    Texas Instruments QUADRUPLE 2-INPUT POSITIVE-NAND GATES Original PDF 67.2KB 5
    54ACT11000FK
    Texas Instruments IC NAND GATE QUAD 2IN CMOS 20LCCC Original PDF 67.2KB 5
    54ACT11000FK
    Texas Instruments QUADRUPLE 2-INPUT POSITIVE-NAND GATES Scan PDF 94.26KB 4
    54ACT11000J
    Texas Instruments IC NAND GATE QUAD 2IN CMOS 16CDIP Original PDF 67.2KB 5
    54ACT11000J
    Texas Instruments QUADRUPLE 2-INPUT POSITIVE-NAND GATES Scan PDF 94.26KB 4
    54ACT11002
    Texas Instruments QUADRUPLE 2-INPUT POSITIVE-NOR GATES Original PDF 73.22KB 4
    54ACT11002
    Texas Instruments Original PDF 66.43KB 5
    54ACT11002FK
    Texas Instruments IC NOR GATE QUAD 2IN CMOS 20LCCC Original PDF 66.43KB 5
    54ACT11002J
    Texas Instruments IC NOR GATE QUAD 2IN CMOS 16CDIP Original PDF 66.43KB 5
    54ACT11004
    Defense Electronics Supply Center MICROCIRCUITS, DIGITAL, ADVANCED CMOS, HEX INVERTER, TTL COMPATIBLE INPUTS Scan PDF 357.04KB 9
    54ACT11010
    Texas Instruments TRIPLE 3-INPUT POSITIVE-NAND GATES Original PDF 73.28KB 4
    54ACT11010
    Texas Instruments TRIPLE 3-INPUT POSITIVE-NAND GATES Original PDF 66.59KB 5
    54ACT11010FK
    Texas Instruments IC NAND GATE TRIPLE 3IN CMOS 20LCCC Original PDF 66.63KB 5
    54ACT11010J
    Texas Instruments IC NAND GATE TRIPLE 3IN CMOS 16CDIP Original PDF 66.63KB 5
    54ACT11011
    Texas Instruments TRIPLE 3-INPUT POSITIVE-AND GATES Original PDF 71.81KB 4
    54ACT11011
    Texas Instruments TRIPLE 3-INPUT POSITIVE-AND GATES Original PDF 66.03KB 5
    54ACT11011FK
    Texas Instruments IC AND GATE TRIPLE 3IN CMOS 20LCCC Original PDF 66.05KB 5
    54ACT11011J
    Texas Instruments IC AND GATE TRIPLE 3IN CMOS 16CDIP Original PDF 66.05KB 5
    54ACT11020
    Texas Instruments DUAL 4-INPUT POSITIVE-NAND GATES Original PDF 71.62KB 4

    54ACT110 Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    Contextual Info: 54ACT11002,74ACT11002 QUADRUPLE 2-INPUT POSITIVE-NOR GATES SCAS003A - D2957, JUNE 1987 - REVISED APRIL 1993 Inputs Are TTL-Voltage Compatible Flow-Through Architecture to Optimize PCB Layout Center-PIn V^c and GND Configurations Minimize High-Speed Switching Noise


    OCR Scan
    54ACT11002 74ACT11002 SCAS003A D2957, 500-mA 300-mll PDF

    tl401

    Contextual Info: 54ACT11074, 74ACT11074 DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET _ SCAS046 - D2957. DECEMBER 1986 - REVISED APRIL 1993 54ACT11074. . . J PACKAGE 74ACT11074. . . D OR N PACKAGE * Inputs Are TTL-Voltage Compatible


    OCR Scan
    54ACT11074, 74ACT11074 SCAS046 D2957. 500-mA 300-mil tl401 PDF

    Contextual Info: 54ACT11020, 74ACT11020 DUAL 4-INPUT POSITIVE-NAND GATES TI0053— D 2957, JUNE 1987— REVISED JANUARY 1990 • Inputs are TTL-Voltage Compatible 54ACT11020 . . . J PACKAGE 74ACT11020 . . . D OR N PACKAGE • Flow-Through Architecture to Optimize PCB Layout


    OCR Scan
    54ACT11020, 74ACT11020 TI0053-- 54ACT11020 74ACT11020 500-mA 300-mil PDF

    D2957

    Abstract: 1987-REVISEDAPRIL
    Contextual Info: 54ACT11030,74ACT11030 8-INPUT POSITIVE-NAND GATES _ D2957. MARCH 1987-REVISEDAPRIL 1993 Inputs Are TTL*Voltage Compatible Flow-Through Architecture Optimizes PCB Layout Center-PIn V^c and GNO Configurations Minimize High-Speed Switching Noise EPIC Enhanced-Perlormance Implanted


    OCR Scan
    54ACT11030 74ACT11030 D2957. 1987-REVISEDAPRIL 500-mA 300-mll D2957, D2957 PDF

    ti0041

    Contextual Info: 54ACT11000, 74ACT11000 QUADRUPLE 2-INPUT POSITIVE-NAND GATES T I0041— D2957, JUNE 1967— REVISED M ARCH 1990 • Inputs are TTL-Voltage Compatible 5 4 A C T 11 0 00 . . . J P ACKA G E 7 4 A C T 1 1000 . . . D O R N PACKA GE • Flow-Through Architecture to Optimize PCB


    OCR Scan
    54ACT11000, 74ACT11000 I0041-- D2957, 500-mA 300-mil ti0041 PDF

    74ACT11086

    Contextual Info: 54ACT11086, 74ACT11086 QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES T 10185— D3390, N O VEM BER 1969 54ACT11086 . . . J PACKAGE 74ACT11086 . . . D OR N PACKAGE • Inputs are TTL-Voltage Compatible • Flow-Through Architecture to Optimize PCB Layout TOP VIEW


    OCR Scan
    54ACT11086, 74ACT11086 D3390, 500-mA 300-mll 54ACT11086 74ACT11086 PDF

    Contextual Info: 54ACT11030, 74ACT11030 8-INPUT POSITIVE-NAND GATES SCLS050 – MARCH 1987 – REVISED APRIL 1993 • • • • 54ACT11030 . . . J PACKAGE 74ACT11030 . . . D OR N PACKAGE TOP VIEW Inputs Are TTL-Voltage Compatible Flow-Through Architecture Optimizes PCB Layout


    Original
    54ACT11030, 74ACT11030 SCLS050 500-mA 300-mil 54ACT11030 74ACT11030 PDF

    Contextual Info: 54ACT11021, 74ACT11021 DUAL 4ĆINPUT POSITIVEĆAND GATES ą ą SCAS012B D2957, JULY 1987 − REVISED APRIL 1993 • • • • • • 54ACT11021 . . . J PACKAGE 74ACT11021 . . . D OR N PACKAGE TOP VIEW Inputs Are TTL-Voltage Compatible Flow-Through Architecture Optimizes


    Original
    54ACT11021, 74ACT11021 SCAS012B D2957, 54ACT11021 500-mA 300-mil PDF

    Contextual Info: 54ACT11020, 74ACT11020 DUAL 4-INPUT POSITIVE-NAND GATES SCAS016A - D2957, JUNE 1987 - REVISED APRIL 1993 • * Inputs Are TTL-Voltage Compatible ■ ■ * Flow-Through Architecture to Optimize PCB Layout I I * Center-Pin V^c and GND Configurations to Minimize High-Speed Switching Noise


    OCR Scan
    54ACT11020, 74ACT11020 SCAS016A D2957, 54ACT11020. 500-mA 300-mil PDF

    54ACT11010

    Abstract: 74ACT11010 D2957
    Contextual Info: 54ACT11010, 74ACT11010 TRIPLE 3-INPUT POSITIVE-NAND GATES SCAS018A D2957, JULY 1987 – REVISED APRIL 1993 • • • • Inputs Are TTL-Voltage Compatible Flow-Through Architecture to Optimize PCB Layout Center-Pin VCC and GND Configurations Minimize High-Speed Switching Noise


    Original
    54ACT11010, 74ACT11010 SCAS018A D2957, 500-mA 300-mil 54ACT11010 54ACT11010 74ACT11010 D2957 PDF

    54ACT11002

    Abstract: 74ACT11002 D2957
    Contextual Info: 54ACT11002, 74ACT11002 QUADRUPLE 2-INPUT POSITIVE-NOR GATES SCAS003A D2957, JUNE 1987 – REVISED APRIL 1993 • • • • • • Inputs Are TTL-Voltage Compatible Flow-Through Architecture to Optimize PCB Layout Center-Pin VCC and GND Configurations


    Original
    54ACT11002, 74ACT11002 SCAS003A D2957, 500-mA 300-mil 54ACT11002 54ACT11002 74ACT11002 D2957 PDF

    74ACT11034

    Abstract: 54ACT11034 D2957
    Contextual Info: 54ACT11034, 74ACT11034 HEX NONINVERTERS SCAS035A D2957, FEBRUARY 1988 – REVISED APRIL 1993 • • • • Inputs Are TTL-Voltage Compatible Flow-Through Architecture Optimizes PCB Layout Center-Pin VCC and GND Configurations Minimize High-Speed Switching Noise


    Original
    54ACT11034, 74ACT11034 SCAS035A D2957, 500-mA 300-mil 54ACT11034 54ACTcustomer 74ACT11034 54ACT11034 D2957 PDF

    54ACT11011

    Abstract: 74ACT11011 D2957 vqc 10 C
    Contextual Info: 54ACT11011, 74ACT11011 TRIPLE 3-INPUT POSITIVE-AND GATES TI0051— D2957. JULY 1987— REVISED MARCH 1990 54ACT11011 . . . J PACKAGE 74ACT11011 . . . D OR N PACKAGE Inputs are TTL-Voltage Compatible Flow-Through Architecture to Optimize PCB Layout TOP VIEW


    OCR Scan
    54ACT11011, 74ACT11011 TI0051â D2957, 500-mA 300-mil 54ACT11011 74ACT11011 D2957 vqc 10 C PDF

    54ACT11034

    Abstract: 74ACT11034 D2957
    Contextual Info: 54ACT11034, 74ACT11034 HEX NONINVERTERS TI0063— D2957, FEBRU ARY 198ft— REVISED MARCH 1990 • Inputs are TTL-Voltage Compatible 54ACT11034 . . . J PACKAGE 74ACT11034 . . . DW OR N PACKAGE Flow-Through Architecture to Optimize PCB Layout o D1A 19 18 17


    OCR Scan
    54ACT11034, 74ACT11034 TI0063â D2957, 198ftâ 500-mA 300-mil 54ACT11034 74ACT11034 D2957 PDF

    54ACT11030

    Abstract: 74ACT11030 74ACT11030DR
    Contextual Info: 54ACT11030, 74ACT11030 8-INPUT POSITIVE-NAND GATES SCLS050 – MARCH 1987 – REVISED APRIL 1993 • • • • 54ACT11030 . . . J PACKAGE 74ACT11030 . . . D OR N PACKAGE TOP VIEW Inputs Are TTL-Voltage Compatible Flow-Through Architecture Optimizes PCB Layout


    Original
    54ACT11030, 74ACT11030 SCLS050 54ACT11030 500-mA 300-mil 54ACT11030 74ACT11030 74ACT11030DR PDF

    54ACT11020

    Abstract: 74ACT11020 D2957
    Contextual Info: 54ACT11020, 74ACT11020 DUAL 4ĆINPUT POSITIVEĆNAND GATES ą ą SCAS016A D2957, JUNE 1987 − REVISED APRIL 1993 • • • • • • Inputs Are TTL-Voltage Compatible Flow-Through Architecture to Optimize PCB Layout Center-Pin VCC and GND Configurations to


    Original
    54ACT11020, 74ACT11020 SCAS016A D2957, 500-mA 300-mil 54ACT11020 54ACT11020 74ACT11020 D2957 PDF

    74ACT11027

    Abstract: 54ACT11027 D2957
    Contextual Info: 54ACT11027, 74ACT11027 TRIPLE 3-INPUT POSITIVE-NOR GATES SCAS020A D2957, JULY 1987 – REVISED APRIL 1993 • • • • • • 54ACT11027 . . . J PACKAGE 74ACT11027 . . . D OR N PACKAGE TOP VIEW Inputs Are TTL-Voltage Compatible Flow-Through Architecture Optimizes


    Original
    54ACT11027, 74ACT11027 SCAS020A D2957, 54ACT11027 500-mA 300-mil 54ACT11027 74ACT11027 D2957 PDF

    Contextual Info: 54ACT11000, 74ACT11000 QUADRUPLE 2-INPUT POSITIVE-NAND GATES SCAS002A D2957, JUNE 1987 – REVISED APRIL 1993 • • • • Inputs Are TTL-Voltage Compatible Flow-Through Architecture Optimizes PCB Layout Center-Pin VCC and GND Configurations Minimize High-Speed Switching Noise


    Original
    54ACT11000, 74ACT11000 SCAS002A D2957, 500-mA 300-mil 54ACT11000 74ACT11000 PDF

    54ACT11011

    Abstract: 74ACT11011 D2957
    Contextual Info: 54ACT11011, 74ACT11011 TRIPLE 3-INPUT POSITIVE-AND GATES SCAS028A D2957, JULY 1987 – REVISED APRIL 1993 • • • • Inputs Are TTL-Voltage Compatible Flow-Through Architecture Optimizes PCB Layout Center-Pin VCC and GND Configurations Minimize High-Speed Switching Noise


    Original
    54ACT11011, 74ACT11011 SCAS028A D2957, 500-mA 300-mil 54ACT11011 54ACT11011 74ACT11011 D2957 PDF

    Contextual Info: 54ACT11004,74ACT11004 HEX INVERTERS SCAS215 - D2957, JANUARY 1988 - REVISED APRIL 1993 Inputs Are TTL-Voltage Compatible Flow-Through Architecture Optimizes PCB Layout Center-PIn V^c and GND Configurations Minimize High-Speed Switching Noise EPIC'“ Enhanced-Performance Implanted


    OCR Scan
    54ACT11004 74ACT11004 SCAS215 D2957, 500-mA 300-mll PDF

    Contextual Info: 54ACT11021, 74ACT11021 DUAL 4-INPUT POSITIVE-AND GATES SCAS012B - P2957, JULY 1978 - REVISED APRIL 1993 54ACT11021 . . . J PACKAGE 74ACT11021 . . . D OR N PACKAGE TOP VIEW Inputs Are TTL-Voltage Compatible Flow-Through Architecture Optimizes PCB Layout Center-PIn V^c and GND Configurations


    OCR Scan
    54ACT11021, 74ACT11021 SCAS012B P2957, 500-mA 300-mil 54ACT11021 to125 PDF

    U2-15

    Contextual Info: 54ACT11074, 74ACT11074 DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET TI0065— D2957, DECEM BER 198«— R EVISED MARCH 1990 54ACT11074 . . . J PACKAGE 74 ACT 11074 . . . D O R N PACKAGE Inputs are TTL-Voltage Compatible Flow-Through Architecture to Optimize PCB


    OCR Scan
    54ACT11074, 74ACT11074 TI0065-- D2957, 500-mA 300-mil 54ACT11074 U2-15 PDF

    Contextual Info: 54ACT11032, 74ACT11032 QUADRUPLE 2-INPUT POSITIVE-OR GATES T10061— D2957, JULY 1987—REVISED MARCH 1990 • Inputs are TTL-Voltage Compatible 5 4 A C T 11 0 32 . . . J P ACKA G E 7 4 A C T 11 0 32 . . . O OR N P ACKA G E • Flow-Through Architecture to Optimize PCB


    OCR Scan
    54ACT11032, 74ACT11032 T10061-- D2957, 1987--REVISED 500-mA 300-mil PDF

    Contextual Info: 54ACT11032, 74ACT11032 QUADRUPLE 2-INPUT POSITIVE-OR GATES SCAS008B-D2957, JULY 1987-REVISEDAPRIL1993 Inputs Are TTL-Voltage Compatible Flow-Through Architecture to Optimize PCB Layout Oenter-PIn V^c and GND Configurations to Minimize High-Speed Switching Noise


    OCR Scan
    54ACT11032, 74ACT11032 SCAS008B-D2957, 1987-REVISEDAPRIL1993 500-mA 300-mll 54ACT11032 74ACT11032 PDF