56PLN Search Results
56PLN Datasheets Context Search
Catalog Datasheet | Type | Document Tags | |
---|---|---|---|
Contextual Info: HYM7V73AC801BTHGC 8Mx72, 8Mx8 based, PC133 DESCRIPTION The Hynix HYM7V73AC801B H-Series are 8Mx72bits ECC Synchronous DRAM Modules. The modules are composed of nine 8Mx8bits CMOS Synchronous DRAMs in 400mil 54pin TSOP-II package, two 18bits driver ICs in 56pln TSSOP |
OCR Scan |
HYM7V73AC801BTHGC 8Mx72, PC133 HYM7V73AC801B 8Mx72bits 400mil 54pin 18bits 56pln 24pin | |
74ABT16501ADL
Abstract: FP-M 74ABT16501A 74ABTH16501A 6501A
|
OCR Scan |
18-bit BT16501A 74ABTH16501A 64mA/-32mA 74ABTH16501A 500mA MSA40B 711Dfl2b 74ABT16501ADL FP-M 74ABT16501A 6501A | |
74ABT16646
Abstract: 74ABTH16646 ssci
|
OCR Scan |
16-bit 74ABTH16646 500mA 74ABTH16646 74ABT16646 7110flSb 0DT7133 ssci | |
Contextual Info: O K I Semiconductor MSM7602 E c h o C a n c e lle r GENERAL DESCRIPTION The MSM7602 is an improved version of the MSM7520 with basically the same configuration, and such improvements as use of a 19.2 MHz clock frequency to meet PHS, the 3 V class power supply voltage 2.7 V to 5.5 V , a compact packaging, an added oscillation circuit, a modified |
OCR Scan |
MSM7602 MSM7602 MSM7520 SM7602-011 MSM7520-001GS-1K MSM7520-011GS-1K | |
Contextual Info: Philips Semiconductors Product «pacification 18-bit bus-interface D-type flip-flop with reset and enable 3-State 74ABT16823A 74ABTH16823A FEATURES DESCRIPTION • Two sets of high speed parallel registers with positive edge-triggered D-type flip-flops The 74ABT16823A 18-bit bus Interface register is designed to |
OCR Scan |
18-bit 74ABT16823A 74ABTH16823A 74ABTH16823A 64nW-32mA 500mA 74ABT16 | |
74ABT161543
Abstract: 74ABT16543 74ABTH16543 8EN10 BT16543DL
|
OCR Scan |
16-bit 74ABT16543 74ABTH16543 74ABTH16543 64mA/-32mA 500mA 74ABT1 7110aSb 74ABT161543 8EN10 BT16543DL | |
Contextual Info: Philips Semiconductora Product specification 20-bit bus interface latch 3-State v ' 74ABTH16841A FEATURES DESCRIPTION e High speed parallel latches The 74ABT16841A Bus interface latch is designed to provide extra data width for wider data/address paths of buses carrying parity. |
OCR Scan |
20-bit 74ABTH16841A 64mA/-32mA 500mA 74ABTH16841A 74ABT16841A 74ABT/H16 | |
74LVT16500ADL
Abstract: 74LVT16500ADGG 74LVT16500A
|
OCR Scan |
18-bit 74LVT16500A 64mA/-32mA 500mA 74Disable 74LVT16 500ns 74LVT16500ADL 74LVT16500ADGG 74LVT16500A | |
29212* intelContextual Info: in te i, A P ' 3 8 0 APPLICATION NOTE Upgrading System Designs from Bulk Erase to Boot Block Flash Memories BRIAN DIPERT SENIOR TECHNICAL MARKETING ENGINEER October 1993 I Order Number: 292129-001 Intel Corporation makes no warranty for the use of its products and assumes no responsibility for any errors |
OCR Scan |
28F256A 28F512 28F010 28F020 28F001BX 28F200BX/002BX 28F200BX-L/002BX-L 28F400BX/004BX 28F400BX-L/004BX-L 29212* intel | |
Contextual Info: Philips Semiconductors Product specification 20-bit buffer/line driver, non-inverting 3-State 74ABTH16827A FEATURES DESCRIPTION • Multiple Vqc and GND pins minimize switching noise The 74ABT16827A high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high |
OCR Scan |
20-bit 74ABTH16827A 74ABTH16827A 64mA/-32mA 500mA 74ABT16827A 74A0T16827A BTH16827A 74ABT/H16 | |
Contextual Info: CDC2587 3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS _ SCAS560B - DECEMBER 1996 - REVISED JULY 1996 • • • • • • • DQQ PACKAGE TOP VIEW CLKIN VREF FBIN Vcc FBOUT GND Vcc 1Y0 1Y1 GND VCC 1Y2 1Y3 GND V cc 2Y0 2Y1 GND V cc |
OCR Scan |
CDC2587 SCAS560B 25-C1 7526S | |
Contextual Info: CDC2587 3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS _ SCASS60B - DECEMBER 1996 - REVISED JULY 1996 Low-Output Skew and Jitter for Clock Distribution and Synchronization DQQ PACKAGE TOP VIEW CLKIN Distributes One Clock Input to 16 Outputs |
OCR Scan |
SCASS60B CDC2587 | |
Contextual Info: Philips Semiconductors Product specification 2.5V/3.3V 16-bit bus transceiver 3-State 74ALVT16646 FEATURES DESCRIPTION • 16-bit universal bus Interface The 74ALVT16646 is a high-performance BICMOS product designed for V cc operation at 2.5V or 3.3V with I/O compatibility up |
OCR Scan |
16-bit 74ALVT16646 64mA/-32mA 500mA 74ALVT16646 74ALVT16 10MHz 500ns SW00025 | |
sh0005
Abstract: 6652 74ABT16652 74ABTH16652
|
OCR Scan |
16-bit 74ABTH16652 74ABTH16652 64mA/-32mA 500mA 74ABT16652 d1995 711002b TH16652 sh0005 6652 | |
|