64 FTO Search Results

ad149

Abstract: weitek 3164
Contextual Info: 3164/3364 64-BIT FLOATING-POINT DATA PATH UNITS November 1989 1. Features 64-BIT FLOATING-POINT DATA PATH FULL FUNCTION 64-bit and 32-bit floating-point and 32-bit integer multiplier Divide and square root operations Single-cycle pipeline throughput for the following

Siemens MTT 95 A 12 N

Abstract: Siemens MTT 95 A 16 N siemens sab 82525 STT 3 SIEMENS siemens EM 235 cn PEB 2261 DCA 306 EPIC-1 pin diagram for IC 76733 ILP psu 180
Contextual Info: S IE M E N S Extended Line Card Interface Controller ELIC 1 PEB 20550 PEF 20550 Features S w itching EPIC®-1 • Non-blocking switch for 32 digital (e.g. ISDN) or 64 voice subscribers - Bandwidth 16, 32, or 64 kbit/s - Two consecutive 64-bit/s channels can be

HT1621 SSOP

Abstract: HT1621 ht1621b HT1621D HT1621B-48 HT1620 HT1622 HT16220 HT1623 HT1625
Contextual Info: HT1621 RAM Mapping 32x4 LCD Controller for I/O µC LCD Product Line Selection Table HT1620 HT1621 HT1622 HT16220 HT1623 HT1625 HT1626 HT1627 HT16270 COM 4 4 8 8 8 8 16 16 16 SEG 32 32 32 32 48 64 48 64 64 √ √ √ √ √ √ Built-in Osc. Crystal Osc.

HT1622

Abstract: HT1621 1 wire 7 segment lcd controller HT1620 HT16220 HT1623 HT1625 HT1626 HT1627 HT16270
Contextual Info: HT1620 RAM Mapping 32x4 LCD Controller for I/O µC LCD Product Line Selection Table HT1620 HT1621 HT1622 HT16220 HT1623 HT1625 HT1626 HT1627 HT16270 COM 4 4 8 8 8 8 16 16 16 SEG 32 32 32 32 48 64 48 64 64 √ √ √ √ √ √ Built-in Osc. Crystal Osc.

EQUIVALENT OF SR240

Abstract: XL-8137 weitek Weitek 3364 weitek 3164 Weitek xl-8136 wtl3364 CXNL 0x78F y2274
Contextual Info: tilEIT EK CORP Tbb3ö2b O O O lS lö 11E D □ 3164/3364 64-BIT FLOATING-POINT DATA PATH UNITS T - W - H - o S November 1989 1. Features 64-BIT FLO A T IN G -PO IN T D A T A PA T H F U L L FU N C T IO N 64-bit and 32-bit floating-point and 32-bit integer multiplier

8087 architecture and configuration

Abstract: 8087 coprocessor architecture black diagram of ic 8086 1QS01 8087 data types
Contextual Info: 8087 Numeric Data Coprocessor ¡APX86 Family DISTINCTIVE CHARACTERISTICS • • • High performance arithmetic and transcendental func­ tions in hardware Supports 8-, 16-, 32-, 64-bit integer Performs 32-, 64-, 80-bit floating point calculations conforming to IEEE standard

Contextual Info: ispLSI 2064E In-System Programmable SuperFAST High Density PLD Features Functional Block Diagram • SuperFAST HIGH DENSITY IN-SYSTEM PROGRAMMABLE LOGIC — 2000 PLD Gates — 64 I/O Pins, Four Dedicated Inputs — 64 Registers — High Speed Global Interconnect

isp2064

Contextual Info: ispLSI 2064E In-System Programmable SuperFAST High Density PLD Features Functional Block Diagram • SuperFAST HIGH DENSITY IN-SYSTEM PROGRAMMABLE LOGIC — 2000 PLD Gates — 64 I/O Pins, Four Dedicated Inputs — 64 Registers — High Speed Global Interconnect

Contextual Info: u n i 8 4 0 0 s e rie s 2 row •3 row type 10 ■nverse DIN 64 : 96 ^Q1233b □□□□142 271 / / / / i 8 4 0 0 s e rie s 2 row ■ 3 row type 64 (Inverse DIN Press-fit Type) 96 | 8401-064-293XX Pin Receptacle (Press-fit) 2-02.81?-' 2-02.5(2'<ftO.O98)

32tCK

Contextual Info: ispLSI 2064E In-System Programmable SuperFAST High Density PLD Features Functional Block Diagram • SuperFAST HIGH DENSITY IN-SYSTEM PROGRAMMABLE LOGIC — 2000 PLD Gates — 64 I/O Pins, Four Dedicated Inputs — 64 Registers — High Speed Global Interconnect

Contextual Info: ispLSI 2064E In-System Programmable SuperFAST High Density PLD Features Functional Block Diagram • SuperFAST HIGH DENSITY IN-SYSTEM PROGRAMMABLE LOGIC — 2000 PLD Gates — 64 I/O Pins, Four Dedicated Inputs — 64 Registers — High Speed Global Interconnect

Contextual Info: ispLSI 2064E In-System Programmable SuperFAST High Density PLD Features Functional Block Diagram • SuperFAST HIGH DENSITY IN-SYSTEM PROGRAMMABLE LOGIC — 2000 PLD Gates — 64 I/O Pins, Four Dedicated Inputs — 64 Registers — High Speed Global Interconnect

CXD 4191

Abstract: H9925 jd 1803 b 107 jd 1803 data jd 1803 19 B L64032 L6421 SEL620 L64270QC Pal programming 22v10
Contextual Info: L64032 32 x 32-Bit Multiplier-Accumulator The L64032 is a high-speed 32 x 32-bit parallel multiplier-accumulator which provides single precision 32 x 32 and multiple precision (64 x 64) fixed point multiplication and single precision multiplication with accumulation.

D018

Abstract: D019 D032 D033 D051 THMY51N01C70
Contextual Info: TOSHIBA THMY51N01C70,75,80 TENTATIVE TOSHIBA HYBRID DIGITAL INTEGRATED CIRCUIT 67,108,864-WORD BY 64-BIT SYNCHRONOUS DRAM MODULE DESCRIPTION The THMY51N01C is a 67,108,864-word by 64-bit synchronous dynamic RAM module consisting of 16 TC59SM808CFT DRAMs and an unbuffer on a printed circuit board.

isp2064

Contextual Info: ispLSI 2064E In-System Programmable SuperFAST High Density PLD Features Functional Block Diagram • SuperFAST HIGH DENSITY IN-SYSTEM PROGRAMMABLE LOGIC — 2000 PLD Gates — 64 I/O Pins, Four Dedicated Inputs — 64 Registers — High Speed Global Interconnect

Contextual Info: ispLSI 2064E In-System Programmable SuperFAST High Density PLD Features Functional Block Diagram • SuperFAST HIGH DENSITY IN-SYSTEM PROGRAMMABLE LOGIC — 2000 PLD Gates — 64 I/O Pins, Four Dedicated Inputs — 64 Registers — High Speed Global Interconnect

Contextual Info: PRELIMINARY IDT49C466 64-BIT FLOW-THRU ERROR DETECTION AND CORRECTION UNIT Integrated Device Technology, Inc. FEATURES: DESCRIPTION: • 64-bit wide Flow-thruEDC • Separate System and Memory Data Input/Output Buses • — Error Detect Time: 20ns — Error Correct Time: 22ns

FZK 105

Abstract: D1034A Z22V SN74ABT3614 fzk 101
Contextual Info: SN74ABT3614 64 x 36 x 2 CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY WITH BUS MATCHING AND BYTE SWAPPING SCBS126F - JUNE 1992 - REVISED FEBRUARY 1996 Free-Running CLKA and CLKB Can Be Asynchronous or Coincident Two Independent 64 x 36 Clocked FIFOs Buffering Data in Opposite Directions

a32u

Abstract: P11S1 N1415 a32u32 A3203 VAM-03 a15C1 dla s14 200-3
Contextual Info: AUGUST 1991 TM CA91C064 VMEbus 64-B IT DATA ADDRESS REGISTER FILE DARF64 The CA91C064 DARF64 provides a complete high per­ formance VMEbus 64 data transfer interface, including high level functions such as a DMA Controller and a Lo­ cation Monitor with associated message FIFO.

IC HS 8108

Abstract: HS 8108 B1083 COP822C COP8722C COP820C COP872Q COP872QC COPB722CN lg 500 computer service manual
Contextual Info: PRELIMINARY COP8720C/COP8721C/COP8722C Single-Chip microCMOS Microcontrollers Single supply operation: 2.5V to 6.0V 1024 bytes EEPROM program memory 64 bytes of RAM 64 bytes EEPROM data memory 16-bit read/write timer operates in a variety of modes — Timer with 16-bit auto reload register

COP822C

Abstract: HS 8108
Contextual Info: COP8720C/COP8721C/COP8722C Single-Chip microCMOS Microcontrollers Single supply operation: 2.5V to 6.0V 1024 bytes EEPROM program memory 64 bytes of RAM 64 bytes EEPROM data memory 16-bit read/write timer operates in a variety of modes — Timer with 16-bit auto reload register

Contextual Info: STI648104G1-70VG 144-PIN SO-DIMMS 8M X 64 Bits DRAM SO-DIMM Memory Module FEATURES GENERAL DESCRIPTION • The Simple Technology STI648104G1-70VG is a 8M x 64 bits Dynamic RAM high density memory module. The Simple Technology STI648104G1-70VG consist of eight CMOS 8M x

D018

Abstract: D019 D032 D033 D051 TC59SM808BFT THMY51N01B70
Contextual Info: TOSHIBA THMY51N01 B70#75#80 TENTATIVE TOSHIBA HYBRID DIGITAL INTEGRATED CIRCUIT 67,108,864-WORD BY 64-BIT SYNCHRONOUS DRAM MODULE DESCRIPTION The THMY51N01B is a 67,108,864-word by 64-bit synchronous dynamic RAM module consisting of 16 TC59SM808BFT DRAMs and an unbuffer on a printed circuit board.

Contextual Info: L9D364M64SBG2 4.0 Gb, DDR3, 64 M x 64 Integrated Module IMOD Benefits FEATURES DDR3 Integrated Module [iMOD]: "‚"XDD?XDDS?307X"ø"20297X ‚"307X"egpvgt/vgtokpcvgf."rwuj1rwnn" K1Q " ‚"Rcemcig<"38oo"z"44oo"z"304oo." 35"z"43"ocvtkz"y1"493dcnnu " ‚"Ocvtkz"dcnn"rkvej<"3022oo