74ALS109 Search Results
74ALS109 Result Highlights (3)
Part | ECAD Model | Manufacturer | Description | Download | Buy |
---|---|---|---|---|---|
SN74ALS109AN |
![]() |
Dual J-K Positive-Edge-Triggered Flip-Flops With Clear and Preset 16-PDIP 0 to 70 |
![]() |
![]() |
|
SN74ALS109AD |
![]() |
Dual J-K Positive-Edge-Triggered Flip-Flops With Clear and Preset 16-SOIC 0 to 70 |
![]() |
||
SN74ALS109ANSR |
![]() |
Dual J-K Positive-Edge-Triggered Flip-Flops With Clear and Preset 16-SO 0 to 70 |
![]() |
![]() |
74ALS109 Datasheets (8)
Part | ECAD Model | Manufacturer | Description | Datasheet Type | PDF Size | Page count | |
---|---|---|---|---|---|---|---|
74ALS109A |
![]() |
Dual J-K positive edge-triggered flip-flop with set and reset | Original | 91.62KB | 9 | ||
74ALS109A |
![]() |
Dual J-K positive edge-triggered flip-flop with set and reset | Original | 136.36KB | 5 | ||
74ALS109AD |
![]() |
Dual J-K positive edge-triggered flip-flop with set and reset | Original | 91.61KB | 9 | ||
74ALS109AD |
![]() |
Dual J-K positive edge-triggered flip-flop with set and reset | Original | 136.36KB | 5 | ||
74ALS109AD |
![]() |
Dual J-KPosltlve Edge-Triggered Flip-Flops With Set and Reset | Scan | 603.11KB | 10 | ||
74ALS109AN |
![]() |
Dual J-K positive edge-triggered flip-flop with set and reset | Original | 91.61KB | 9 | ||
74ALS109AN |
![]() |
Dual J-K positive edge-triggered flip-flop with set and reset | Original | 136.36KB | 5 | ||
74ALS109AN |
![]() |
Dual J-KPosltlve Edge-Triggered Flip-Flops With Set and Reset | Scan | 603.11KB | 10 |
74ALS109 Price and Stock
Rochester Electronics LLC SN74ALS109ANIC FF JK TYPE DBL 1-BIT 16-PDIP |
|||||||||||
Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
![]() |
SN74ALS109AN | Bulk | 16,292 | 237 |
|
Buy Now | |||||
Rochester Electronics LLC SN74ALS109ANSRIC FF JK TYPE DOUBLE 1BIT 16-SO |
|||||||||||
Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
![]() |
SN74ALS109ANSR | Bulk | 12,000 | 268 |
|
Buy Now | |||||
Rochester Electronics LLC SN74ALS109ADRIC FF JK TYPE DBL 1-BIT 16-SOIC |
|||||||||||
Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
![]() |
SN74ALS109ADR | Bulk | 10,000 | 546 |
|
Buy Now | |||||
Rochester Electronics LLC DM74ALS109AMXIC FF JK TYPE DBL 1-BIT 16-SOIC |
|||||||||||
Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
![]() |
DM74ALS109AMX | Bulk | 7,500 | 1,560 |
|
Buy Now | |||||
Rochester Electronics LLC DM74ALS109AMIC FF JK TYPE DBL 1-BIT 16-SOIC |
|||||||||||
Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
![]() |
DM74ALS109AM | Tube | 7,096 | 1,366 |
|
Buy Now |
74ALS109 Datasheets Context Search
Catalog Datasheet | Type | Document Tags | |
---|---|---|---|
Contextual Info: Philips Sem iconductors Product specification 7A. Q1flQ. Dual J-K positive edge triggered flip-flop with set and reset PIN CONFIGURATION DESCRIPTION The 74ALS109A is a dual positive edge-triggered JK-type flip-flop featuring individual J, K, clock, set, and reset inputs; also true and |
OCR Scan |
74ALS109A | |
1u9aContextual Info: Philips Semiconductors Product specification Dual J-K positive edge triggered flip-flop with set and reset DESCRIPTION PIN CONFIGURATION The 74ALS109A is a dual positive edge-triggered JK-type flip-flop featuring individual J, K, clock, set, and reset inputs; also true and |
OCR Scan |
74ALS109A 74ALS109A 74ALS 500ns SC00005 1u9a | |
3rw 44
Abstract: 74ALS109A 74ALS109AD 74ALS109AN SM15C
|
OCR Scan |
74ALS109A ALS109A 74als 500ns 3rw 44 74ALS109AD 74ALS109AN SM15C | |
74ALS
Abstract: 74ALS109A 74ALS109AD 74ALS109AN SC00042
|
Original |
74ALS109A 74ALS109A 74ALS 74ALS109AD 74ALS109AN SC00042 | |
TEXTOOL zif 40 pin socket
Abstract: MS-012-AB 74ALS 74ALS109A 74ALS109AD 74ALS109AN SOL-24
|
OCR Scan |
74ALS109A ALS109A 5M-1982. eounterdock-22) TEXTOOL zif 40 pin socket MS-012-AB 74ALS 74ALS109A 74ALS109AD 74ALS109AN SOL-24 | |
piezo switch
Abstract: latching relay 35168 74ALS109
|
Original |
||
piezo for pressure
Abstract: piezo switch
|
Original |
||
Contextual Info: MITSUBISHI ALSTTLs M 74ALS1035P TËJ MITSUB ISH I {DGTL LOGIC} Q012732 G | HEX NONINVERTING BUFFER W ITH OPEN COLLECTOR OUTPUT / DESCRIPTION PIN CONFIGURATION TOP VIEW ” T h e M 7 4 A L S 1 0 3 5 P is a s e m ic o n d u c to r in te g ra te d c ir c u it c o n s is tin g o f six n o n -inverting b u ffe rs w ith open |
OCR Scan |
74ALS1035P Q012732 16P2P 16-PIN 150mil T-90-20 20P2V 20-PIN 300mll | |
ci la 7610Contextual Info: c +e MITSUBISHI ALSTTLs . op,00° M 74A L S 620A -1P v ie N v t ^s ^ - 3 _ OCTAL BUS TRANSCEIVER W ITH 3-STATE OUTPUT INVERTED 6249827 MITSUBISHI CDGTL LOGIC) DESCRIPTION The M74ALS6Í20A-1P is a semiconductor integrated cir cuit consisting of eight bus transm itter/receiver circuits |
OCR Scan |
M74ALS6 16P2P 16-PIN 150mil T-90-20 20P2V 20-PIN 300mil ci la 7610 | |
ci la 7610Contextual Info: MITSUBISHI ALSTTLs M 7 4 A LS 6 5 1 P 7 -52-3/ OCTAL BUS TRANSCEIVER/REGISTER W ITH 3-STATE OUTPUT INVERTED 6249827 MITSUBISHI 91 D 12674 (DGTL LOGIC ) DESCRIPTION The M74ALS651P is a semiconductor integrated circuit consisting of eight bus transceiver/registers with 3-state |
OCR Scan |
M74ALS651P 16P2P 16-PIN 150mil T-90-20 20P2V 20-PIN 300mil ci la 7610 | |
Contextual Info: MITSUBISHI íDGTL LOGICI TI DEI't.E4*1ñ27 D0ia3flD S MITSUBISHI ALSTTLs M 624 9 82 7 M IT S U B IS H I DG TL L O G IC 7 4 A 91D L S 1 1 3 A P 12380 D DUAL J-K N EG A TIVE EDGE-TRIGGERED FLIP -FLO P W IT H SET T -H (* -o 7 -o y DESCRIPTION PIN CONFIGURATION (TOP VIEW) |
OCR Scan |
74ALS113AP 16P2P 16-PIN 150mil T-90-20 20P2V 300mil | |
m74als191pContextual Info: ÍDGTL LOGIC} 91D TI De | 12446 b241fl27 □ 0 1 2 4 4b ñ r D MITSUBISHI ALSTTLs M 74A LS191P SYNCHRONOUS PRESETTABLE UP/DOWN 4 -B IT BINARY COUNTER W ITH MODE CONTROL • 7 ^ V ' 5 ' ' ^ >3 DESCRIPTION - o 7 PIN CONFIGURATION TOP VIEW Th e M 7 4 A L S 1 9 1 P is a s e m ic o n d u c to r in te g ra te d c irc u it |
OCR Scan |
b241fl27 LS191P 16P2P 16-PIN 150mil T-90-20 20P2V 20-PIN 300mil m74als191p | |
74ALS640Contextual Info: MITSUBISHI -CDGTL LOGIC} dT | ba^flS? D O i a k b B 4 M ITSUBISHI A L ST T Ls sc* -s s 5 " : . M 7 4 A LS6 4 7 P ,o.9B OCTAL BUS TR A N SC EIV ER /R EG IST ER WITH OPEN COLLECTOR OUTPUT NONINVERTED 6249827 MITSUBISHI CDGTL LOGTC) DESCRIPTION The M74ALS647P is a semiconductor integrated circuit |
OCR Scan |
M74ALS647P 16P2P 16-PIN 150mil T-90-20 20P2V 20-PIN 300mil 74ALS640 | |
74ALS131
Abstract: 74als245a m74als138p 74als169b 74ALS193D
|
OCR Scan |
74ALS131P M74ALS131P 16P2P 16-PIN 150mil T-90-20 20P2V 20-PIN 300mll 74ALS131 74als245a m74als138p 74als169b 74ALS193D | |
|
|||
J 5027 R
Abstract: BEM 6K
|
OCR Scan |
G0127SS M74ALS1621AP 74ALS621AP 16P2P 16-PIN 150mil T-90-20 20P2V 20-PIN 300mil J 5027 R BEM 6K | |
Contextual Info: MITSUBISHI -CDGTL L O G I O TI DE | bSMTfla? 001E4b4 □ M IT SU B ISH I ALSTTLs M74ALS241AP 6249827 MITSUBISHI DGTL LOGIC 91D 12464 D O CTAL B U F F E R /L IN E D R IV E R W IT H 3 -ST A T E O U T PU T (N O N IN V E R T E D ) DESCR IPTIO N The M74ALS241AP is a semiconductor integrated circuit |
OCR Scan |
001E4b4 M74ALS241AP M74ALS241AP 16P2P 16-PIN 150mil T-90-20 20P2V 20-PIN 300mil | |
Contextual Info: MITSUBISHI ALSTTLs & M74ALS169BP T ' - v ’S '- J J - o SYNCHRONOUS PRESETTABLE UP/DOWN 4 -B IT BINARY COUNTER 6249827 MITSUBISHI DG TL LOGIC DESCRIPTION Th e M 74A L S 169 B P is a sem iconductor integrated circuit of a synchronous p resettable u p /d o w n |
OCR Scan |
M74ALS169BP 16P2P 16-PIN 150mil T-90-20 20P2V 300mil | |
74als561Contextual Info: MITSUBISHI íDGTL LOGIC} "DÌI bSMTñE? 00123ki7 5 TI W~ M IT S U B IS H I* !L. S T T L s M74ALS38AP 91D 12367 D 6249827 MITSUBISHI DGTL LOGIC QUADRUPLE 2 -IN P U T P O S ITIV E NAND BUFFER W IT H OPEN COLLECTOR OU TPUT T - - V 3 - / S DESCRIPTION PIN CONFIGURATION (TOP VIEW) |
OCR Scan |
00123ki7 M74ALS38AP 150mil 16P2P 16-PIN T-90-20 20P2V 300mll 74als561 | |
Contextual Info: "d ë J M ITS UBISHI -CDGTL L O G I O bEMTfla? ooiBS'in a S^Ls MITSUBISHI ALSTTLs M 74ALS133P r _ 6249827 MITSUBISHI - y j - / r SINGLE 13-IN PU T POSITIVE NAND GATE DGTL LOGIC DESCRIPTION Th e M 7 4A LS 133P is a sem iconductor integrated circuit |
OCR Scan |
74ALS133P 13-IN 13-input 16P2P 16-PIN 150mil T-90-20 20P2V 20-PIN 300mil | |
m74als
Abstract: M74ALS109AP 74ALS640
|
OCR Scan |
M74ALS109AP 16P2P 16-PIN 150mil T-90-20 20P2V 20-PIN 300mil m74als 74ALS640 | |
gt 568
Abstract: m74als568ap m74als568a
|
OCR Scan |
1H249827 16P2P 150mil 20P2V 300mil E--07 gt 568 m74als568ap m74als568a | |
M74ALS1032APContextual Info: MITSUBISHI ALSTTLs M 74ALS1 0 3 2 AP M I T S U B I S H I - C D G T L L O G I C } T I D È I ” L ^ M ^ ñ S ? 1 2 7 5 fi QUADRUPLE 2-IN P U T POSITIVE OR BUFFER _ DESCRIPTION _ _ _ _ PIN CONFIGURATION TOP VIEW The M74ALS1032AP is a semiconductor integrated cir |
OCR Scan |
74ALS1 M74ALS1032AP 16P2P 16-PIN 150mil T-90-20 20P2V 20-PIN 300mil | |
Philips Semiconductors Selection Guide
Abstract: 74ALS08
|
OCR Scan |
74ALS04B 74ALS00A 74ALS10A 74ALS20A 74ALS30A 74ALS38A 74ALS02 74ALS27 74ALS08 74ALS11A Philips Semiconductors Selection Guide | |
synchronous inverter schematic ims 1600
Abstract: elcot tv kit circuit diagram iosq 050 pin diagram for IC cd 1619 cp in fm smd code transistor sd IL44 Z ET 439 IL44 transistor ksv3100a UTM ceramic RESISTOR 390 210-9
|
OCR Scan |
T22V10A T22V10AT22V10BAT22V10LAT22LV10AT22LV10LA TF22V10BA TF22V10BLA TF22V10B TF22V10BQLA T18V8ZA TF16V8BA TF16V8BLA TF16V8BQ synchronous inverter schematic ims 1600 elcot tv kit circuit diagram iosq 050 pin diagram for IC cd 1619 cp in fm smd code transistor sd IL44 Z ET 439 IL44 transistor ksv3100a UTM ceramic RESISTOR 390 210-9 |