74AUP1G125 Search Results

Contextual Info: 74AUP1G125-Q100 Low-power buffer/line driver; 3-state Rev. 1 — 20 March 2013 Product data sheet 1. General description The 74AUP1G125-Q100 provides a single non-inverting buffer/line driver with 3-state output. The 3-state output is controlled by the output enable input OE . A HIGH level at

74AUP1G125

Abstract: 74AUP1G125GF 74AUP1G125GM 74AUP1G125GW JESD22-A114-C MO-203 marking A1 TRANSISTOR
Contextual Info: 74AUP1G125 Low-power buffer/line driver; 3-state Rev. 02 — 30 June 2006 Product data sheet 1. General description The 74AUP1G125 is a high-performance, low-power, low-voltage, Si-gate CMOS device, superior to most advanced CMOS compatible TTL families. Schmitt-trigger action at all

74AUP1G125

Abstract: 74AUP1GU04 74AUP1Z125 74AUP1Z125GF 74AUP1Z125GM 74AUP1Z125GW JESD22-A114E
Contextual Info: 74AUP1Z125 Low-power X-tal driver with enable and internal resistor Rev. 02 — 7 August 2008 Product data sheet 1. General description The 74AUP1Z125 combines the functions of the 74AUP1GU04 and 74AUP1G125 with enable circuitry and an internal bias resistor to provide a device optimized for use in

JESD22-A114-C

Abstract: MO-203 74AUP1G125 74AUP1G125GM 74AUP1G125GW
Contextual Info: 74AUP1G125 Low-power buffer/line driver; 3-state Rev. 01 — 18 July 2005 Product data sheet 1. General description The 74AUP1G125 is a high-performance, low-power, low-voltage, Si-gate CMOS device, superior to most advanced CMOS compatible TTL families. Schmitt-trigger action at all inputs makes the circuit tolerant to slower input rise and fall

74AUP1G125

Abstract: 74AUP1G125GF 74AUP1G125GM 74AUP1G125GW
Contextual Info: 74AUP1G125 Low-power buffer/line driver; 3-state Rev. 3 — 1 September 2010 Product data sheet 1. General description The 74AUP1G125 provides s single non-inverting buffer/line driver with 3-state output. The 3-state output is controlled by the output enable input OE . A HIGH level at pin OE

Contextual Info: 74AUP1Z125 Low-power X-tal driver with enable and internal resistor; 3-state Rev. 5 — 8 August 2012 Product data sheet 1. General description The 74AUP1Z125 combines the functions of the 74AUP1GU04 and 74AUP1G125 with enable circuitry and an internal bias resistor to provide a device optimized for use in

Contextual Info: 74AUP1Z125 Low-power X-tal driver with enable and internal resistor; 3-state Rev. 4 — 1 December 2011 Product data sheet 1. General description The 74AUP1Z125 combines the functions of the 74AUP1GU04 and 74AUP1G125 with enable circuitry and an internal bias resistor to provide a device optimized for use in

Contextual Info: 74AUP1G125 SINGLE BUFFER GATE WITH 3-STATE OUTPUT Description Pin Assignments The Advanced Ultra Low Power AUP CMOS logic family is designed (Top View) for low power and extended battery life in portable applications. The 74AUP1G125 is a single non-inverting buffer/bus driver designed

02-JUN

Abstract: CS0897 sot665 74AUP1G125GTR 74AUP1G125 A115-A C101 74AUP
Contextual Info: 74AUP1G125 Low power single tristate buffer Features • High speed: tPD = 6.3 ns max. at VCC = 2.3 V ■ Power down protection on inputs and outputs ■ Balanced propagation delays: tPLH ≈ tPHL ■ Operating voltage range: VCC (opr) = 1.2 to 3.6 V ■

Contextual Info: 74AUP1G125 Low power single tristate buffer Features • High speed: tPD = 6.3 ns max. at VCC = 2.3 V ■ Power down protection on inputs and outputs ■ Balanced propagation delays: tPLH ≈ tPHL ■ Operating voltage range: VCC (opr) = 1.2 to 3.6 V ■

Contextual Info: 74AUP1G125 SINGLE BUFFER GATE WITH 3-STATE OUTPUT Description Pin Assignments The Advanced Ultra Low Power AUP CMOS logic family is designed for low power and extended battery life in portable applications. ( Top View ) ( Top View ) The 74AUP1G125 is a single non-inverting buffer/bus driver designed

Contextual Info: 74AUP1G125 SINGLE BUFFER GATE WITH 3-STATE OUTPUT Description Pin Assignments The Advanced Ultra Low Power AUP CMOS logic family is designed for low power and extended battery life in portable applications. The 74AUP1G125 is a single non-inverting buffer/bus driver designed

74AUP1Z125GN

Abstract: 74AUP1G125 74AUP1GU04 74AUP1Z125 74AUP1Z125GF 74AUP1Z125GM 74AUP1Z125GW
Contextual Info: 74AUP1Z125 Low-power X-tal driver with enable and internal resistor; 3-state Rev. 3 — 9 September 2010 Product data sheet 1. General description The 74AUP1Z125 combines the functions of the 74AUP1GU04 and 74AUP1G125 with enable circuitry and an internal bias resistor to provide a device optimized for use in

Contextual Info: 74AUP1G125 Low-power buffer/line driver; 3-state Rev. 4 — 29 November 2011 Product data sheet 1. General description The 74AUP1G125 provides s single non-inverting buffer/line driver with 3-state output. The 3-state output is controlled by the output enable input OE . A HIGH level at pin OE

Contextual Info: 74AUP1G125 LOW-POWER SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT www.ti.com SCES595E – JULY 2004 – REVISED JULY 2005 FEATURES • • • • • • • • • • • Available in the Texas Instruments NanoStar and NanoFree™ Packages Low Static-Power Consumption

Contextual Info: 74AUP1G125 www.ti.com SCES595J – JULY 2004 – REVISED MARCH 2010 LOW-POWER SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT Check for Samples: 74AUP1G125 FEATURES 1 • • • • • • • • Available in the Texas Instruments NanoStar Package Low Static-Power Consumption

C101

Abstract: SN74AUP1G125 SN74AUP1G125YZPR
Contextual Info: 74AUP1G125 www.ti.com SCES595I – JULY 2004 – REVISED DECEMBER 2009 LOW-POWER SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT Check for Samples: 74AUP1G125 FEATURES 1 • • • • • • • • Available in the Texas Instruments NanoStar Package

Contextual Info: 74AUP1G125 www.ti.com SCES595L – JULY 2004 – REVISED FEBRUARY 2013 LOW-POWER SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT Check for Samples: 74AUP1G125 FEATURES 1 • 2 • • • • • • • • • • Available in the Texas Instruments NanoStar

schematic diagram atx Power supply 500w

Abstract: pioneer PAL 012A 1000w inverter PURE SINE WAVE schematic diagram 600va numeric ups circuit diagrams winbond bios 25064 TLE 9180 infineon smsc MEC 1300 nu TBE schematic diagram inverter 2000w DK55 circuit diagram of luminous 600va UPS
Contextual Info: QUICK INDEX NEW IN THIS ISSUE! Detailed Index - See Pages 3-24 Digital Signal Processors, iCoupler , iMEMS® and iSensor . . . . . 805, 2707, 2768-2769 Connectors, Cable Assemblies, IC Sockets . . . . . . . . . . . 28-568 RF Connectors . . . . . . . . . . . . . . . . . . . . . . Pages 454-455

Contextual Info: 74AUP1G125 www.ti.com SCES595L – JULY 2004 – REVISED FEBRUARY 2013 LOW-POWER SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT Check for Samples: 74AUP1G125 FEATURES 1 • 2 • • • • • • • • • • Available in the Texas Instruments NanoStar

A115-A

Abstract: C101 SN74AUP1G125
Contextual Info: 74AUP1G125 LOW-POWER SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT www.ti.com SCES595E – JULY 2004 – REVISED JULY 2005 FEATURES • • • • • • • • • • • Available in the Texas Instruments NanoStar and NanoFree™ Packages Low Static-Power Consumption

Contextual Info: 74AUP1G125 www.ti.com SCES595J – JULY 2004 – REVISED MARCH 2010 LOW-POWER SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT Check for Samples: 74AUP1G125 FEATURES 1 • • • • • • • • Available in the Texas Instruments NanoStar Package Low Static-Power Consumption

Contextual Info: 74AUP1G125 www.ti.com SCES595L – JULY 2004 – REVISED FEBRUARY 2013 LOW-POWER SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT Check for Samples: 74AUP1G125 FEATURES 1 • 2 • • • • • • • • • • Available in the Texas Instruments NanoStar

Contextual Info: 74AUP1G125 www.ti.com SCES595L – JULY 2004 – REVISED FEBRUARY 2013 LOW-POWER SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT Check for Samples: 74AUP1G125 FEATURES 1 • 2 • • • • • • • • • • Available in the Texas Instruments NanoStar