74AUP2G34GF Search Results
74AUP2G34GF Datasheets (4)
Part | ECAD Model | Manufacturer | Description | Datasheet Type | PDF Size | Page count | |
---|---|---|---|---|---|---|---|
74AUP2G34GF |
![]() |
Low-power dual buffer | Original | 76.87KB | 16 | ||
74AUP2G34GF |
![]() |
74AUP2G34 - IC AUP/ULP/V SERIES, 1-INPUT NON-INVERT GATE, PDSO6, 1 X 1 MM, 0.50 MM HEIGHT, PLASTIC, SOT-891, SON-6, Gate | Original | 200.82KB | 19 | ||
74AUP2G34GF,132 |
![]() |
Low-power dual buffer; Package: SOT891 (XSON6); Container: Tape reel smd | Original | 76.87KB | 16 | ||
74AUP2G34GF,132 |
![]() |
74AUP2G34 - IC AUP/ULP/V SERIES, 1-INPUT NON-INVERT GATE, PDSO6, 1 X 1 MM, 0.50 MM HEIGHT, PLASTIC, SOT-891, SON-6, Gate | Original | 200.82KB | 19 |
74AUP2G34GF Price and Stock
Nexperia 74AUP2G34GF,132IC BUFFER NON-INVERT 3.6V 6XSON |
|||||||||||
Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
![]() |
74AUP2G34GF,132 | Reel |
|
Buy Now | |||||||
![]() |
74AUP2G34GF,132 | 100,000 | 1 |
|
Buy Now | ||||||
NXP Semiconductors 74AUP2G34GF,132Buffer, AUP/ULP/V Series, 2-Func, 1-Input, CMOS, XSON6 |
|||||||||||
Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
![]() |
74AUP2G34GF,132 | 78,750 | 1 |
|
Buy Now |
74AUP2G34GF Datasheets Context Search
Catalog Datasheet | Type | Document Tags | |
---|---|---|---|
74AUP2G34
Abstract: 74AUP2G34GF 74AUP2G34GM 74AUP2G34GW JESD22-A114E
|
Original |
74AUP2G34 74AUP2G34 74AUP2G34GF 74AUP2G34GM 74AUP2G34GW JESD22-A114E | |
Contextual Info: 74AUP2G34 Low-power dual buffer Rev. 01 — 22 November 2006 Product data sheet 1. General description The 74AUP2G34 is a high-performance, low-power, low-voltage, Si-gate CMOS device, superior to most advanced CMOS compatible TTL families. Schmitt-trigger action at all inputs makes the circuit tolerant to slower input rise and fall |
Original |
74AUP2G34 74AUP2G34 | |
74aup2g34gwContextual Info: 74AUP2G34 Low-power dual buffer Rev. 01.00 — 16 January 2006 Preliminary data sheet 1. General description The 74AUP2G34 is a high-performance, low-power, low-voltage, Si-gate CMOS device, superior to most advanced CMOS compatible TTL families. Schmitt-trigger action at all inputs makes the circuit tolerant to slower input rise and fall |
Original |
74AUP2G34 74AUP2G34 74aup2g34gw | |
74aup2g34gwContextual Info: 74AUP2G34 Low-power dual buffer Rev. 4 — 6 December 2011 Product data sheet 1. General description The 74AUP2G34 provides two low-power, low-voltage buffers. Schmitt trigger action at all inputs makes the circuit tolerant to slower input rise and fall times across the entire VCC range from 0.8 V to 3.6 V. |
Original |
74AUP2G34 74AUP2G34 74aup2g34gw | |
74AUP2G34Contextual Info: 74AUP2G34 Low-power dual buffer Rev. 5 — 10 January 2013 Product data sheet 1. General description The 74AUP2G34 provides two low-power, low-voltage buffers. Schmitt trigger action at all inputs makes the circuit tolerant to slower input rise and fall times across the entire VCC range from 0.8 V to 3.6 V. |
Original |
74AUP2G34 74AUP2G34 | |
74AUP2G34GW
Abstract: 74AUP2G34GN 74AUP2G34 74AUP2G34GF 74AUP2G34GM
|
Original |
74AUP2G34 74AUP2G34 74AUP2G34GW 74AUP2G34GN 74AUP2G34GF 74AUP2G34GM |