74LS PINOUT Search Results
74LS PINOUT Datasheets Context Search
Catalog Datasheet | Type | Document Tags | |
---|---|---|---|
Contextual Info: M MOTOROLA. SN54/74LS90 SN54/74LS92 SN54/74LS93 DECADE COUNTER; DIVIDE-BY-TWELVE COUNTER; 4-BIT BINARY COUNTER The SN 54/74LS 90, S N 54/74LS 92 and S N 54/74LS 93 are high-speed 4-bit ripple type counters partitioned into two sections. Each counter has a divide-by-two section and either a divide-by-five (LS90), divide-by-six (LS92) or |
OCR Scan |
SN54/74LS90 SN54/74LS92 SN54/74LS93 54/74LS modulo-12, modulo-16 | |
Contextual Info: 25LS194A 4-Bit Universal Shift Register 25LS195A 4-Bit Parallel-Access Shift Register FEATURES • ■ PIN-OUT DIAGRAM Higher speed compared to 9LS/54LS and 9LS/74LS 8mA sink current over full military temperature range ■ 50m V improved V o l compared to 9LS/74LS |
OCR Scan |
25LS194A 25LS195A 9LS/54LS 9LS/74LS 440/xA 12-BIT | |
Contextual Info: MOTOROLA SN54/74LS168 SN54/74LS169 BCD DECADE/MODULO 16 BINARY SYNCHRONOUS BI-DIRECTIONAL COUNTERS The SN 54/74LS 168 and SN 54/74LS 169 are fully synchronous 4-stage up/down counters featuring a preset capability for programmable operation, carry lookahead for easy cascading and a U /D input to control the direction |
OCR Scan |
54/74LS | |
LS155
Abstract: 74ls155 74 ls 155 demultiplexer 74ls156
|
OCR Scan |
54/74LS LS156 LS155 74ls155 74 ls 155 demultiplexer 74ls156 | |
74LS299 APPLICATIONSContextual Info: M MOTOROLA SN54/74LS323 8-BIT SHIFT/STORAGE REGISTER WITH 3-STATE OUTPUTS The S N 54/74LS 323 is an 8-Bit Universal S hift/S torage Register with 3-state outputs. Its function is sim ilarto the SN 54/74LS 299 with the exception of Synchronous Reset. Parallel load inputs and flip-flop outputs are |
OCR Scan |
SN54/74LS323 54/74LS SN54/74LS323 74LS299 APPLICATIONS | |
so 54 t
Abstract: 74LS299 APPLICATIONS
|
OCR Scan |
SN54/74LS323 54/74LS SN54/74LS323 so 54 t 74LS299 APPLICATIONS | |
74ls290
Abstract: IC 74ls290
|
OCR Scan |
SN54/74LS290 SN54/74LS293 54/74LS LS290) LS293) odulo-16 LS290 74ls290 IC 74ls290 | |
Contextual Info: g MOTOROLA SN54/74LS290 SN54/74LS293 DECADE COUNTER; 4-BIT BINARY COUNTER The S N 54/74LS 290 and S N 54/74LS 293 are high-speed 4-bit ripple type counters partitioned into two sections. Each counter has a divide-by-two sec tion and either a divide-by-five (LS290) or divide-by-eight (LS293) section |
OCR Scan |
SN54/74LS290 SN54/74LS293 54/74LS LS290) LS293) odulo-16 LS290 | |
Contextual Info: M M O T O R O L A SN54/74LS168 SN54/74LS169 BCD DECADE/MODULO 16 BINARY SYNCHRONOUS BI-DIRECTIONAL COUNTERS The SN 54/74LS 168 and SN 54/74LS 169 are fully synchronous 4-stage up/down counters featuring a preset capability for programmable operation, carry lookahead for easy cascading and a U /D input to control the direction |
OCR Scan |
SN54/74LS168 SN54/74LS169 54/74LS | |
4049 logic gate
Abstract: 4049 cmos
|
OCR Scan |
54/74LS KS74HCTLS: KS54HCTLS: 300-mil 7Tb414S 90-XO 14-Pin 4049 logic gate 4049 cmos | |
Contextual Info: GD54/74HC157, GD54/74HCT157 QUAD 2-INPUT SELECTORS/MULTIPLEXERS WITH NONINVERTED OUTPUT General Description Pin Configuration These devices are identical in pinout to the 54/74LS 157. They consist of four 2-input multiplex ers with common select and enable inputs, and |
OCR Scan |
GD54/74HC157, GD54/74HCT157 54/74LS GD74HCT157 GD54HCT157 | |
74LS00 pinout
Abstract: GD74HC00 pin configuration logic symbol 74LS00 logic symbol 74LS00 74HC00 5V 74HC00 74hc00 and gates TTL 74HC00 74HC GD54HC00
|
OCR Scan |
GD54/74HC00, GD54/74HCT00 54/74LS00. GD74HCT00 GD54HCT00 74LS00 pinout GD74HC00 pin configuration logic symbol 74LS00 logic symbol 74LS00 74HC00 5V 74HC00 74hc00 and gates TTL 74HC00 74HC GD54HC00 | |
74LS TTL 245
Abstract: 74HCTLS 74hctl PPT Diode specifications
|
OCR Scan |
ZX54HCTLS ZX74HCTLS 54/74LS 74HCTLS: 54HCTLS: 74LS TTL 245 74HCTLS 74hctl PPT Diode specifications | |
74HCTLS
Abstract: hctls574 HCTLS
|
OCR Scan |
ZX74HCTLS 54/74LS 74HCTLS: 54HCTLS: 74HCTLS hctls574 HCTLS | |
|
|||
Contextual Info: GD54/74HC86, GD54/74HCT86 QUAD 2- INPUT EXCLUSIVE OR GATES General Description These devices are identical in pinout to the 54/74LS 86. They contain four independent 2-input Exclusive OR gates. These devices are characteriz ed for operation over wide temperature ranges to |
OCR Scan |
GD54/74HC86, GD54/74HCT86 54/74LS | |
74HCoo
Abstract: TTL 74HC00 74LS00 pinout pin diagram of 74ls00 74HC00 GD74HC00 logic symbol 74LS00 74hc00 and gates pin configuration logic symbol 74LS00 74LS00 gate diagram
|
OCR Scan |
GD54/74HC00, GD54/74HCT00 54/74LS00. GD74HCT00 GD54HCT00 74HCoo TTL 74HC00 74LS00 pinout pin diagram of 74ls00 74HC00 GD74HC00 logic symbol 74LS00 74hc00 and gates pin configuration logic symbol 74LS00 74LS00 gate diagram | |
HCTLS266
Abstract: 74HCTLS
|
OCR Scan |
ZX54HCTLS ZX74HCTLS 54/74LS 74HCTLS: 54HCTLS: HCTLS266 74HCTLS | |
74hctlsContextual Info: Zvtrex ZXS4HCTLS ZX74HCTLS February 1985 534 Octal D-Type Flip-Flops with 3-State Outputs OBJECTIVE SPECIFICATIONS Features Description m Function, pin-out, speed and drive compatibility with 54/74LS logic family • Low power consumption characteristic of |
OCR Scan |
ZX74HCTLS 54/74LS 74HCTLS: 54HCTLS: 74hctls | |
74hctlsContextual Info: hfhex 374 ZX54HCTLS ZX74HCTLS February 1965 Octal D-Type Flip-Flops with 3-State Outputs OBJECTIVE SPECIFICATIONS Features Description • Function, pin-out, speed and drive compatibility with 54/74LS logic family ■ Low power consumption characteristic of |
OCR Scan |
ZX74HCTLS 54/74LS 74HCTLS: 54HCTLS: 74hctls | |
Contextual Info: GD54/74HC42, GD54/74HCT42 1-QF-10 DECODER General Description These devices are identical in pinout to the 54 /74LS 42. Data on the 4 input pins select one of the 10 outputs corresponding to the value of the BCD number on the inputs. An output will go low |
OCR Scan |
GD54/74HC42, GD54/74HCT42 1-QF-10 /74LS GD54HCT42 GD74HCT42 | |
LS540
Abstract: LS541 74LS541 buffer LS-541
|
OCR Scan |
54/74LS SN54/74LS541 LS240 LS241, LS541 LS540 74LS541 buffer LS-541 | |
MM74HC112N
Abstract: 54HC 54LS 74HC 74LS C1995 MM54HC MM54HC112 MM74HC MM74HC112
|
Original |
MM54HC112 MM74HC112 MM74HC112N 54HC 54LS 74HC 74LS C1995 MM54HC MM74HC MM74HC112 | |
74hctlsContextual Info: Z y tr e x ZX54HCTLS ZX74HCTLS 05 Hex Inverters with Open-Drain Outputs February 1965 OBJECTIVE SPECIFICATIONS Features Description • Function, pin-out, speed and drive compatibility with 54/74LS logic family The ZX74HCTLS05 and ZX54HCTLS05 contain six inde |
OCR Scan |
ZX54HCTLS ZX74HCTLS 54/74LS 74HCTLS: 54HCTLS: ZX74HCTLS05 ZX54HCTLS05 74hctls | |
Contextual Info: 25LS192 Synchronous BCD Decade Up/Down Counter 25LS193 Synchronous 4-Bit Binary Up/Down Counter FEATURES • Separate clock inputs for count-up, count-down ■ Asynchronous parallel load and clear ■ Cascadable ■ Higher speed compared to 9LS/54LS and 9LS/74LS |
OCR Scan |
25LS192 25LS193 9LS/54LS 9LS/74LS 440/iA |