74LS139
Abstract: demultiplexer truth table LS 74LS139 Truth table of 1 to 16 demultiplexer LS139 74ls139 datasheet SN54/74LS139 SN54LSXXXJ SN74LSXXXD SN74LSXXXN
Text: SN54/74LS139 DUAL 1-OF-4 DECODER/ DEMULTIPLEXER The LSTTL/MSI SN54/74LS139 is a high speed Dual 1-of-4 Decoder /Demultiplexer. The device has two independent decoders, each accepting two inputs and providing four mutually exclusive active LOW Outputs. Each
|
Original
|
PDF
|
SN54/74LS139
SN54/74LS139
LS139
74LS139
demultiplexer truth table
LS 74LS139
Truth table of 1 to 16 demultiplexer
74ls139 datasheet
SN54LSXXXJ
SN74LSXXXD
SN74LSXXXN
|
demultiplexer truth table
Abstract: 74ls139 datasheet 74ls139 decoder SN54/74LS139 transistor motorola 236 LS139 SN54LSXXXJ SN74LSXXXD SN74LSXXXN 74LS139 application
Text: SN54/74LS139 DUAL 1-OF-4 DECODER/ DEMULTIPLEXER The LSTTL/MSI SN54/74LS139 is a high speed Dual 1-of-4 Decoder /Demultiplexer. The device has two independent decoders, each accepting two inputs and providing four mutually exclusive active LOW Outputs. Each
|
Original
|
PDF
|
SN54/74LS139
SN54/74LS139
LS139
demultiplexer truth table
74ls139 datasheet
74ls139 decoder
transistor motorola 236
SN54LSXXXJ
SN74LSXXXD
SN74LSXXXN
74LS139 application
|
C2051
Abstract: ASSEMBLY LANGUAGE FOR AT89C51 flash programmer circuit for AT89c51 74LS04 pin configuration variable power supply circuit at89 programmer 74LS04 NOT gate pin configuration 74LS04 data chips 74ls04 AT89C51/LV51
Text: Using a Personal Computer to Program the AT89C51/C52/LV51/LV52/C1051/C2051 Introduction This application note describes a personal computer-based programmer for the AT89C51/C52/LV51/LV52/C1051/C2051 Flash-based Microcontrollers. The programmer supports all flash memory
|
Original
|
PDF
|
AT89C51/C52/LV51/LV52/C1051/C2051
AT89C51/C52/
LV51/LV52,
74LS541
74LS175
DB25-S
C2051
ASSEMBLY LANGUAGE FOR AT89C51
flash programmer circuit for AT89c51
74LS04 pin configuration
variable power supply circuit
at89 programmer
74LS04 NOT gate
pin configuration 74LS04
data chips 74ls04
AT89C51/LV51
|
54LS139
Abstract: 74HCT 74LS139 C1995 HCT139 MM54HCT139 MM74HCT139
Text: MM54HCT139 MM74HCT139 Dual 2-To-4 Line Decoder General Description The MM54HCT139 MM74HCT139 is a high speed silicongate CMOS decoder that is well suited to memory address decoding or data routing applications It possesses an input threshold and output drive similar to LS-TTL and the low
|
Original
|
PDF
|
MM54HCT139
MM74HCT139
MM74HCT139
54LS139
74HCT
74LS139
C1995
HCT139
|
74LS139
Abstract: M16A M16D MM74HC139 MM74HC139M MM74HC139MTC MM74HC139N MM74HC139SJ MTC16 N16E
Text: Revised December 2003 MM74HC139 Dual 2-To-4 Line Decoder General Description Features The MM74HC139 decoder utilizes advanced silicon-gate CMOS technology, and is well suited to memory address decoding or data routing applications. It possesses the high noise immunity and low power consumption usually
|
Original
|
PDF
|
MM74HC139
MM74HC139
74LS139
M16A
M16D
MM74HC139M
MM74HC139MTC
MM74HC139N
MM74HC139SJ
MTC16
N16E
|
74LS139
Abstract: M16A M16D MM74HC139 MM74HC139M MM74HC139MTC MM74HC139N MM74HC139SJ MTC16 N16E
Text: Revised February 1999 MM74HC139 Dual 2-To-4 Line Decoder General Description The MM74HC139 decoder utilizes advanced silicon-gate CMOS technology, and is well suited to memory address decoding or data routing applications. It possesses the high noise immunity and low power consumption usually
|
Original
|
PDF
|
MM74HC139
MM74HC139
74LS139
M16A
M16D
MM74HC139M
MM74HC139MTC
MM74HC139N
MM74HC139SJ
MTC16
N16E
|
HC139
Abstract: MM54HC MM54HC139 MM74HC MM74HC139 54ls139
Text: MM74HC139 Dual 2-To-4 Line Decoder General Description This decoder utilizes advanced silicon-gate CMOS technology, and is well suited to memory address decoding or data routing applications. It possesses the high noise immunity and low power consumption usually associated with CMOS
|
Original
|
PDF
|
MM74HC139
MM54HC139/MM74HC139
HC139
MM54HC
MM54HC139
MM74HC
MM74HC139
54ls139
|
pin diagram of ic 74ls139
Abstract: decoder 3-8 74ls with nor gate 74ls139 motorola ttl application TTL IC 74
Text: MOTOROLA SN54/74LS139 DUAL 1-0F-4 DECODER/ DEMULTIPLEXER The LSTTL/MSI SN54/74LS139 is a high speed Dual 1-of-4 Decoder/D e multiplexer. The device has two independent decoders, each accepting two inputs and providing four mutually exclusive active LOW Outputs. Each
|
OCR Scan
|
PDF
|
SN54/74LS139
LS139
pin diagram of ic 74ls139
decoder 3-8 74ls with nor gate
74ls139
motorola ttl
application TTL IC 74
|
Untitled
Abstract: No abstract text available
Text: H D 74LS139. Dual 2-line-to-4-line Decoders/Demultiplexers IPIN ARRANGEMENT The HD74LS139 comprises two individual two-line-to-fourline decoder in a single package. The active-low enable input can be used as a data line in demultiplexing applications. IBLOCK DIAGRAM
|
OCR Scan
|
PDF
|
HD74LS139.
HD74LS139
T-90-10
ib203
|
74LS139 pin configuration with
Abstract: 74LS139 74ls139 decoder pin configuration 74ls139 decoder 54LS 74LS
Text: GD54/74LS139 DUAL 2-TO-4-LINE DECODERS/DEMULTIPLEXERS Feature • • Designed Specifically for High Speed Memory Decoders and Data Transmission Systems Schottky Clamped for High Performance Pin Configuration V çç SELECT DATA OUTPUTS ENABLE^_ _ _
|
OCR Scan
|
PDF
|
GD54/74LS139
74LS139 pin configuration with
74LS139
74ls139 decoder pin configuration
74ls139 decoder
54LS
74LS
|
Untitled
Abstract: No abstract text available
Text: GD54/74LS139 DUAL 2-TO-4-LINE DECODERS/DEMULTIPLEXERS Feature Pin Configuration • • Designed Specifically for High Speed Memory Decoders and Data Transmission Systems Schottky Clamped for High Performance Vçç SELECT DATA OUTPUTS ENABLE^_ _
|
OCR Scan
|
PDF
|
GD54/74LS139
|
Untitled
Abstract: No abstract text available
Text: GD54/74LS139 DUAL 2-TO-4-UNE DECODERS/DEMULTIPLEXERS Feature • Designed Specifically for High Speed Memory Decoders and Data Transmission Systems • Schottky Clamped for High Performance Pin Configuration SELECT V çç 25 2A 2B DATA OUTPUTS 2VQ 2V1 2Y2
|
OCR Scan
|
PDF
|
GD54/74LS139
|
ATML U 010
Abstract: ATML H 010 1S2074 400M 74LSOO HD74LS139 OG-16 L400M ATML 010
Text: H D 74LS139. Dual 2-line-to-4-line Decoders/Demultiplexers IPIN ARRANGEMENT The H D74LS139 comprises two individual two-line-to-fourline decoder in a single package. The active-low enable input can be used as a data line in demultiplexing applications. IBLOCK DIAGRAM
|
OCR Scan
|
PDF
|
HD74LS139
QQ14CI14
DG-14
06max
20-IU8
OG-16
DG-24
ATML U 010
ATML H 010
1S2074
400M
74LSOO
OG-16
L400M
ATML 010
|
LS139
Abstract: LS138 LS138-LS139 74LS139 DM74LS139N
Text: LS138-LS139 National Semiconductor 54 LS138/DM 54LS138/DM 74LS138, 54 LS139/DM 54LS139/DM 74LS139 Decoders/Demultiplexers General Description These Schottky-clamped circuits are designed to be used in high-performance memory-decoding or data-routing appli
|
OCR Scan
|
PDF
|
LS138-LS139
LS138/DM
54LS138/DM
74LS138,
LS139/DM
54LS139/DM
74LS139
LS138
LS139
LS138-LS139
DM74LS139N
|
|
|
74LS139
Abstract: M16A M16D MM74HC139 MM74HC139M MM74HC139MTC MM74HC139SJ MTC16 diode D254
Text: Revised February 1999 E M IC O N D U C T O R T M MM74HC139 Dual 2-To-4 Line Decoder General Description equivalent to the 74LS139. All inputs are protected from dam age due to static discharge by diodes to V qq and T he M M 74H C 139 d ecoder utilizes advanced silicon-gate
|
OCR Scan
|
PDF
|
MM74HC139
MM74HC139
74LS139
M16A
M16D
MM74HC139M
MM74HC139MTC
MM74HC139SJ
MTC16
diode D254
|
74HC139M
Abstract: 74hc139n
Text: A s e m I R C i c o n H d u S eptem ber 1983 I L D Revised February 1999 c t o r MM74HC139 Dual 2-To-4 Line Decoder equivalent to the 74LS139. All inputs are protected from dam age due to static discharge by diodes to V qq and General Description The M M 74H C 139 deco d e r utilizes advanced silicon-gate
|
OCR Scan
|
PDF
|
MM74HC139
74HC139M
74hc139n
|
74LS139
Abstract: of ic 74ls139 5101 fg
Text: <8> M O T O R O L A SN54/74LS139 D E S C R I P T I O N — The L S T T L / M S I S N 5 4 L S / 7 4 L S 1 3 9 is a high speed Dual 1-of*4 Decoder/Demultiplexer. T he device h as two independent decoders, each accepting tw o inputs and providing four mutually
|
OCR Scan
|
PDF
|
SN54/74LS139
74LS139
of ic 74ls139
5101 fg
|
Untitled
Abstract: No abstract text available
Text: A I R EM I C O C H S eptem ber 1983 I L D N D U G Revised February 1999 T O R TM MM74HC139 Dual 2-To-4 Line Decoder equivalent to the 74LS139. All inputs are protected from dam age due to static discharge by diodes to V qq and General Description The M M 74H C 139 deco d e r utilizes advanced silicon-gate
|
OCR Scan
|
PDF
|
MM74HC139
74LS139.
MM74HC139
|
74LS139PC
Abstract: 74LS139P 74LS139DC
Text: ;'1 NATIONAL SEMICOND -CLO.GIO OSE D | bSDllPS 00b3fll? D | 139 139 T-66-21-55 CONNECTION DIAGRAM P IN O U T 54S/74S139 54LS/74LS139 A o a [I i s ] Eb A la [ 7 Î 7 ] Aob Öoa [ T 75] 1 2 ]Ö 0 b Ö 2a [ ? T ijö ib Ô 3 a [T 10] 5 2 b [? ~9~1 0 3 b DESCRIPTION — The *139 is a high speed dual t-of-4 decoder/demulti
|
OCR Scan
|
PDF
|
00b3fll?
54S/74S139
54LS/74LS139
T-66-21-55
bS01155
54/74LS
54/74S
74LS139PC
74LS139P
74LS139DC
|
75LS139
Abstract: pin diagram of ic 74ls139 74HC139 of ic 74ls139 GX414CD m74hc139n
Text: GENNUM C O R P O R A T I 16x1 VIDEO MULTIPLEXER EVALUATION BOARD O N by Ian Ridpath, Senior Applicahon Engineer, Video and Broadcast Products Group APPLICATION NOTE INTRODUCTION This application note de scribes the construction and use of If more than one device is used, the ADDRESS inputs for each
|
OCR Scan
|
PDF
|
GX414.
GX414A,
GX424
GX434
10-SO
GX424
75LS139
pin diagram of ic 74ls139
74HC139
of ic 74ls139
GX414CD
m74hc139n
|
ic 74ls138
Abstract: 74LS138M 74LS139C N74LS139
Text: TYPES SN54LS138. SN54LS139. SM54S13I, SNS4S139, SN74LS138. SM74LS139, SN74SB8. SN74S139 DECODERS/DEMULTIPLEXERS TTL MSI _ B U L L E T IN NO. DL-S 7611804, D E C E M B E R 1 9 7 2 -R E V IS E O O C T O B E R 1976 • Designed Specifically for High-Speed:
|
OCR Scan
|
PDF
|
SN54LS138.
SN54LS139.
SM54S13I,
SNS4S139,
SN74LS138.
SM74LS139,
SN74SB8.
SN74S139
LS138
LS139
ic 74ls138
74LS138M
74LS139C
N74LS139
|
74LS139PC
Abstract: pin diagram of ic 74ls139 SN74LS139 IC-F10
Text: g MOTOROLA SN54LS139 SN74LS139 D E S C R I P T I O N — The L S T T L/M S I S N 5 4 L S /7 4 L S 1 39 is a high speed Dual 1-of-4 D ecoder/D em ultiplexer. T he device has two independent decoders, each accepting tw o inputs and providing four m utually
|
OCR Scan
|
PDF
|
SN54LS139
SN74LS139
74LS139PC
pin diagram of ic 74ls139
SN74LS139
IC-F10
|
IC 74hct139
Abstract: 20 PIN LEADLESS CHIP CARRIER 74LS373 Decoder 8251A 1N916 74hct139
Text: HIGH SPEED CMOS DUAL 1-OF-4 DECODER Integrated Dev ice Technology. Inc IDT54/74HCT139 IDT72T339 i cr> CN CO FEATURES data-routing applications requiring very short propagation delay tim es, but needing very low power consum ption. The ID T 54/74H C T139 is pin and functionally com patible
|
OCR Scan
|
PDF
|
IDT54/74HCT139
IDT72T339
54/74LS139
72T339)
MIL-STD-883
IDT72T339
MIL-STD-883,
IC 74hct139
20 PIN LEADLESS CHIP CARRIER
74LS373 Decoder
8251A
1N916
74hct139
|
Untitled
Abstract: No abstract text available
Text: January 1988 MM54HC139/MM74HC139 Dual 2-To-4 Line Decoder General Description This decoder utilizes advanced silicon-gate CMOS technol ogy, and is well suited to memory address decoding or data routing applications. It possesses the high noise immunity and low power consumption usually associated with CMOS
|
OCR Scan
|
PDF
|
MM54HC139/MM74HC139
MM54HC139/MM74HC139
|
