74LVC3G34GM Search Results

NC7NZ34K8

Abstract: 74LVC3G34 NC7NP34 NC7NZ34 SN74AUP3G34 SN74LVC3G34 "MARKING CODE" 3Y SN74LVC3G34DCTR
Contextual Info: SLG74LB3G34 GreenLIBTM TRIPLE BUFFER GATE General Description Features The GreenLIB provides the triple buffer gate. This device is • Pb-Free / RoHS Compliant fully specified for partial-power-down applications using Ioff. • Halogen-Free The Ioff circuitry disables the outputs, preventing damaging

74LVC3G34

Abstract: 74LVC3G34DC 74LVC3G34DP 74LVC3G34GD 74LVC3G34GM 74LVC3G34GT
Contextual Info: 74LVC3G34 Triple buffer Rev. 8 — 2 September 2010 Product data sheet 1. General description The 74LVC3G34 provides three buffers. The inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of the 74LVC3G34 as a translator in a mixed 3.3 V and 5 V environment.

diode MARKING A1 v34

Contextual Info: 74LVC3G34 Triple buffer gate Rev. 02 — 27 October 2004 Product data sheet 1. General description The 74LVC3G34 is a high-performance, low-power, low-voltage, Si-gate CMOS device, superior to most advanced CMOS compatible TTL families. The inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of

74LVC3G34

Abstract: 74LVC3G34DC 74LVC3G34DP 74LVC3G34GM 74LVC3G34GT JESD22-A114E MO-187
Contextual Info: 74LVC3G34 Triple buffer Rev. 05 — 5 October 2007 Product data sheet 1. General description The 74LVC3G34 provides three buffers. The inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of this device as translator in a mixed 3.3 V and 5 V environment.

74LVC3G34

Abstract: 74LVC3G34DC 74LVC3G34DP 74LVC3G34GD 74LVC3G34GM 74LVC3G34GT JESD22-A114E MO-187
Contextual Info: 74LVC3G34 Triple buffer Rev. 07 — 9 May 2008 Product data sheet 1. General description The 74LVC3G34 provides three buffers. The inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of the 74LVC3G34 as a translator in a mixed 3.3 V and 5 V environment.

Contextual Info: 74LVC3G34 Triple buffer Rev. 9 — 23 November 2011 Product data sheet 1. General description The 74LVC3G34 provides three buffers. The inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of the 74LVC3G34 as a translator in a mixed 3.3 V and 5 V environment.

Contextual Info: 74LVC3G34 Triple buffer Rev. 10 — 8 August 2012 Product data sheet 1. General description The 74LVC3G34 provides three buffers. The inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of the 74LVC3G34 as a translator in a mixed 3.3 V and 5 V environment.

*AG083

Contextual Info: 74LVC3G34 Triple buffer gate Rev. 04 — 2 March 2007 Product data sheet 1. General description The 74LVC3G34 is a high-performance, low-power, low-voltage, Si-gate CMOS device, superior to most advanced CMOS compatible TTL families. The inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of

Contextual Info: 74LVC3G34 Triple buffer Rev. 06 — 12 March 2008 Product data sheet 1. General description The 74LVC3G34 provides three buffers. The inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of the 74LVC3G34 as a translator in a mixed 3.3 V and 5 V environment.

Contextual Info: 74LVC3G34 Triple buffer Rev. 11 — 2 April 2013 Product data sheet 1. General description The 74LVC3G34 provides three buffers. The inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of the 74LVC3G34 as a translator in a mixed 3.3 V and 5 V environment.