Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    7INPUT AND GATE Search Results

    7INPUT AND GATE Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    TB67H481FTG Toshiba Electronic Devices & Storage Corporation Stepping and Brushed Motor Driver /Bipolar Type / Vout(V)=50 / Iout(A)=3.0 / IN input type / VQFN32 Visit Toshiba Electronic Devices & Storage Corporation
    TLP5702H Toshiba Electronic Devices & Storage Corporation Photocoupler (Gate Driver Coupler), High-Topr / IGBT driver, 5000 Vrms, SO6L Visit Toshiba Electronic Devices & Storage Corporation
    TLP5705H Toshiba Electronic Devices & Storage Corporation Photocoupler (Gate Driver Coupler), High-Topr / IGBT driver, 5000 Vrms, SO6L Visit Toshiba Electronic Devices & Storage Corporation
    7UL2T125FK Toshiba Electronic Devices & Storage Corporation One-Gate Logic(L-MOS), Buffer, SOT-765 (US8), -40 to 85 degC Visit Toshiba Electronic Devices & Storage Corporation
    7UL2T126FK Toshiba Electronic Devices & Storage Corporation One-Gate Logic(L-MOS), Buffer, SOT-765 (US8), -40 to 85 degC Visit Toshiba Electronic Devices & Storage Corporation

    7INPUT AND GATE Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    TRANSISTOR SUBSTITUTION DATA BOOK 1993

    Abstract: TRANSISTOR SUBSTITUTION DATA BOOK 1s4 spice optimized sbox schleicher
    Text: Improving FPGA Performance and Area Using an Adaptive Logic Module Mike Hutton1, Jay Schleicher1, David Lewis2, Bruce Pedersen1, Richard Yuan1, Sinan Kaptanoglu1, Gregg Baeckler1, Boris Ratchev1, Ketan Padalia2, 2 Mark Bourgeault , Andy Lee1, Henry Kim1 and Rahul Saini1


    Original     		PDF

    schleicher

    Abstract: TRANSISTOR SUBSTITUTION DATA BOOK 1993 schleicher 2005 block diagram for vhdl based barrel shifter lut-6 optimized sbox transistor substitution chart
    Text: 1 Fracturable FPGA Logic Elements Mike Hutton, David Lewis, Bruce Pedersen, Jay Schleicher, Richard Yuan, Gregg Baeckler, Andy Lee, Rahul Saini and Henry Kim Abstract— The longstanding conventional wisdom in FPGA architecture is that a 4-input lookup-table LUT provides the


    Original     		PDF

    Structure of D flip-flop

    Abstract: No abstract text available
    Text: Appl i cat i o n N ot e Design Techniques for Radiation-Hardened FPGAs Introduction With the RH1280 and RH1020, Actel Corporation introduces radiation-hardened versions of the popular A1280 and A1020 field programmable gate array FPGA familes with equivalent gate densities of 8,000 and 2,000 gate array gates,


    Original     		PDF RH1280 RH1020, A1280 A1020 MIL-PRF-38535. RH1020 Structure of D flip-flop

    AC128 transistor

    Abstract: ac128 pin diagram transistor AC128 AC128 EQUIVALENT AC128 Structure of D flip-flop A1020 Y voter shift register by using D flip-flop Actel A1020
    Text: Application Note AC128 Design Techniques for Radiation-Hardened FPGAs Introduction With the RH1280 and RH1020, Actel Corporation introduces radiation-hardened versions of the popular A1280 and A1020 field programmable gate array FPGA familes with equivalent gate densities of 8,000 and 2,000 gate array gates,


    Original     		PDF AC128 RH1280 RH1020, A1280 A1020 MIL-PRF-38535. RH1020 AC128 transistor ac128 pin diagram transistor AC128 AC128 EQUIVALENT AC128 Structure of D flip-flop A1020 Y voter shift register by using D flip-flop Actel A1020

    RH1020

    Abstract: shift register by using D flip-flop 8 shift register by using D flip-flop three d flipflop chip NS41 A1020 A1280 RH1280 Actel a1280 voter
    Text: Appl i cat i o n N ot e Design Techniques for Radiation-Hardened FPGAs Introduction With the RH1280 and RH1020, Actel Corporation introduces radiation-hardened versions of the popular A1280 and A1020 field programmable gate array FPGA familes with equivalent gate densities of 8,000 and 2,000 gate array gates,


    Original     		PDF RH1280 RH1020, A1280 A1020 MIL-PRF-38535. RH1020 shift register by using D flip-flop 8 shift register by using D flip-flop three d flipflop chip NS41 A1020 Actel a1280 voter

    TA688

    Abstract: 7input and gate ao1b AO11 TA164 TA-191 TA153 TA190 DLM8 TA273
    Text: Integrator Series Macro Library – Tables of Hard, Soft, and TTL Macros Hard Macros—Combinatorial Modules Function Macro Description Combinatorial Logic Module CM8 Combinational Module Full 1200XL and 3200DX Logic Module Sequential Logic Module DFM7A


    Original     		PDF 1200XL 3200DX TA269 TA273 TA377 TA688 TA280 TA688 7input and gate ao1b AO11 TA164 TA-191 TA153 TA190 DLM8 TA273

    0X8009

    Abstract: Synplify Pro
    Text: White Paper FPGA Architecture Introduction Altera continues to lead the FPGA industry in architectural innovation. The logic fabric and routing architecture in Altera FPGAs are unmatched, providing customers with a number of advantages. Altera was the first to introduce


    Original     		PDF

    TMS 3766

    Abstract: transistors 1UW AN1521 ao21 mx618 MX61H AOI21 H4EP012 H4EP044 H4EP171
    Text: Order this Data Sheet by H4EP/D MOTOROLA bu SEMICONDUCTOR TECHNICAL DATA H4EPlus SERIES Advanced Information H4EPlus SERIES CMOS ARRAYS The H4EPlus Series arrays offer a fully featured 3.3V, 5V and mixed voltage capable family combined with an increased core density providing over 50% more


    Original     		PDF

    digital clock using logic gates

    Abstract: specifications of and logic gates digital clock using gates LCA300K datasheets of the basic logic gates or gates 8 bit XOR Gates 20K Preset datasheet driving gates EP20K100E
    Text: Gate Counting Methodology for APEX 20K Devices September 1999, ver. 1.01 Introduction Application Note 110 Altera’s APEXTM 20K device family offers an innovative combination of look-up table LUT logic, product-term logic, and embedded memory. Ranging from 162,000 to 2,500,000 maximum system gates, the


    Original     		PDF

    Untitled

    Abstract: No abstract text available
    Text: 1 Logic Array Blocks and Adaptive Logic Modules in Stratix V Devices 2013.05.06 SV51002 Subscribe Feedback This chapter describes the features of the logic array block LAB in the Stratix V core fabric. The LAB is composed of basic building blocks known as adaptive logic modules (ALMs) that you can


    Original     		PDF SV51002

    AOI21

    Abstract: OAI22 32X72 equivalent to TRANSISTOR BC 187 ao21 AN1521 low noise transistor bc 179 OMPAC wirebond die flag lead frame using NAND gate construct an inverter
    Text: Order this Data Sheet by H4CP/D MOTOROLA SEMICONDUCTOR H4CPlus SERIES TECHNICAL DATA Product Data Sheet H4CPlus SERIES CMOS ARRAYS The new H4CPlus Series arrays feature new 3.3V, 5V and mixed-voltage capability, high-speed interfaces, and analog PLLs for chip-to-chip clock skew


    Original     		PDF

    cmos nand gate open collector

    Abstract: flip-flop JT 7 INPUT NOR GATE flipflop logic gate ic
    Text: L Z 93/LZ95/L Z96/LZ97 Series C M O S /B iC M O S Gate Array • Logic Cell and I/O Buffer Cell Libraries L Z93/LZ 95/LZ96/LZ97 Series Cell INVI INV2 INV3 INV4 INV6 INV9 DINV NINI NIN2 CINV CXINV NA2 NA2B NA2I NA3 NA4 NA5 NA6 NA7 NA8 N 02 N 02B N 02I N 03


    OCR Scan     		PDF 93/LZ95/L Z96/LZ97 Z93/LZ 95/LZ96/LZ97 cmos nand gate open collector flip-flop JT 7 INPUT NOR GATE flipflop logic gate ic

    74169 SYNCHRONOUS 4-BIT BINARY COUNTER

    Abstract: 74139 demultiplexer 3-8 decoder 74138 pin diagram 3-8 decoder 74138 CI 74151 pin diagram 41 multiplexer 74153 JK Shift Register 74195 bcd counter using j-k flip flop diagram Multiplexer 74153 CI 74138
    Text: AUGUST 1984 semiconductor MSM60300, MSM60700, MSM61000 CMOS GATE ARRAYS GENERAL DESCRIPTION FEATURES The OKI MSM60300, MSM60700, and MSM61000 gate arrays are fabricated using state-of-the-art 3/i dual-layer metal silicon gate CMOS technology. A unit cell consists of 4 pairs o f transistors


    OCR Scan     		PDF MSM60300, MSM60700, MSM61000 MSM61000 74169 SYNCHRONOUS 4-BIT BINARY COUNTER 74139 demultiplexer 3-8 decoder 74138 pin diagram 3-8 decoder 74138 CI 74151 pin diagram 41 multiplexer 74153 JK Shift Register 74195 bcd counter using j-k flip flop diagram Multiplexer 74153 CI 74138

    SP317A

    Abstract: SP380A SP314A SP370A SP314
    Text: NO R G A T E S SP314A Single 7-Input SP317A Dual 4-Input Expandable SP370A Triple 3-Input SP380A Quad 2-Input PIN CONFIGURATION 7-INPUT D U A L 4-INPUT E X P A N D A B L E U 14 13 12 11 10 9 SP314A SP317A T R IP L E 3-INPUT Q U A D 2-INPUT 13 12 11 10 9 14


    OCR Scan     		PDF SP314A SP317A SP370A SP380A SP314A SP370A SP317A SP380A SP314

    PT6045

    Abstract: pt6021 PT6042 PC6013 PC6043 PC6015 pt6011 PC6D10 PC6001 pc6021
    Text: 1.5ji ANALOG CELL LIBRARY • All cells have power down mode where appropriate. • All analog specifications are typical, 5 V, 25°C, and use a single 5 V supply, unless otherwise indicated. ANALOG-TO-DIGITAL CONVERTERS CELL NAME ADC4BT ADC10B ADC12B HADC8B


    OCR Scan     		PDF ADC10B ADC12B 10-Bit 12-Bit DAC10B 17utput PT6045 pt6021 PT6042 PC6013 PC6043 PC6015 pt6011 PC6D10 PC6001 pc6021

    SP380A

    Abstract: SP317A SP314A SP370A SP317
    Text: NOR GATES SP314A Single 7-Input SP317A Dual 4-Input Expandable SP370A Triple 3-Input SP380A Quad 2-Input PIN CONFIGURATION 7-INPU T D U A L 4-IN P U T EXPANDABLE 14 14 13 12 11 10 9 SP314A SP317A T R IP L E 3-INPU T QUAD 2-INPU T 13 12 11 10 9 14 8 13 12 11


    OCR Scan     		PDF SP314A SP317A SP370A SP380A SP314A SP370A SP317A SP380A SP317

    ATMEL 708

    Abstract: MIL-STD-454L Atmel 434 SF1411 6822 TRANSISTOR equivalent 5 input nand gate atmel 206 CMOS GATE ARRAYs m38510 1076 ATL100
    Text: ju > j î o MB Features • 0.8 p. effective gate lengths (1.0 ^ drawn combined with close metal spacing provides outstanding speed/power performance • There is no new software to learn with Atmel's flexible design system • Design translation of existing ASIC, PLD and FPGA designs


    OCR Scan     		PDF 0044D-10/91/5M ATMEL 708 MIL-STD-454L Atmel 434 SF1411 6822 TRANSISTOR equivalent 5 input nand gate atmel 206 CMOS GATE ARRAYs m38510 1076 ATL100

    DIODE 362-C

    Abstract: 7 INPUT NOR GATE c358c utilogic c5550
    Text: MAXIMUM RATINGS Value Unit < ±5.5 V Current Rating - Inputs +10 mA Current Rating - Output ±50 mA Storage Temperature - Tstg -65 to +150 °C Operating Temperature - TA 0 to +75 °C o o UTILOGIC II fl Rating Signetics Integrated Circuits 300 Series UTILOGIC is a logic form


    OCR Scan     		PDF -14-LEAD E-16-LEAD -10-LEAD 332/H 333/C 334/C 337/C 352/C 356/C DIODE 362-C 7 INPUT NOR GATE c358c utilogic c5550

    utilogic

    Abstract: 7 INPUT NOR GATE
    Text: LANSDALE SEMICONDUCTOR 17E D 531^003 0000321 T -r -H 6 -0 7 -0 7 T-H6-07-OS T -5 1 -V 7 T-Hb-23 '0$ MAXIMUM RATINGS Value V Current Rating - Inputs 10 mA Current Rating - Output 50 mA -65 to+125 °C Operating Temperature - TA H6-0$-OS -20 tO+125 UTiLOGIC Is a logic form developed by


    OCR Scan     		PDF T-H6-07-OS T-Hb-23 14-LEAD 16-LEAD utilogic 7 INPUT NOR GATE

    Untitled

    Abstract: No abstract text available
    Text: GATE ARRAYS Features • 0.8nm effective gate lengths 1 .Op.m drawn combined with close metal spacing provides outstanding speed/power performance • Modified channeless architecture provides higher utilization ranging from 2,600 to 130,000 usable gates


    OCR Scan     		PDF ATL10 ATL20 ATL60 ATL130 ATL260

    74LS167

    Abstract: F199 transistor 74LS382 74LS514 74LS76A 74LS183 transistor b1100 74LS204 74ls171 F199
    Text: L F U J I T S U M ICR OELECTRO N ICS • 76C D 13 374T?b2 0003=170 0 ■ n Î-4 2 -1 1 -0 5 " m zæm F U JIT S U @iÆ<§ ñ w m ^ is s E s i GENERAL INFORMATION •. o f standard SSI's and M STs such as 7 4 L S series are prepared as macros called " F - M A C R G " in the library.


    OCR Scan     		PDF 74LS181 74LS183 74LS190 74LS191 74LS192 74LS193 74LS194A 74LS195A 74S260 74LS261 74LS167 F199 transistor 74LS382 74LS514 74LS76A transistor b1100 74LS204 74ls171 F199

    asynchronous 4bit up down counter using jk flip flop

    Abstract: counter 74168 Multiplexer 74152 3-8 decoder 74138 synchronous counter using 4 flip flip 74183 alu 7444 series Excess-3-gray code to Decimal decoder MH 74151 counter 74169 74169 SYNCHRONOUS 4-BIT BINARY COUNTER
    Text: • GENERAL DESCRIPTION T h e M S M 7 0 V 0 0 0 series is the gate array LSI based on the m aster slice m e th o d using the high p erfo rm an ce silicon gate 1.5 m ic ro n H C M O S process w ith th e d u a l-la y e r m etal structure. T his series has th e features to easily realize fu n c tio n s o f th e s c h m itt trigger, c ry s ta l/


    OCR Scan     		PDF MSM70V000 MSM70V000, asynchronous 4bit up down counter using jk flip flop counter 74168 Multiplexer 74152 3-8 decoder 74138 synchronous counter using 4 flip flip 74183 alu 7444 series Excess-3-gray code to Decimal decoder MH 74151 counter 74169 74169 SYNCHRONOUS 4-BIT BINARY COUNTER

    IC 3-8 decoder 74138 pin diagram

    Abstract: binary to gray code conversion using ic 74157 Multiplexer IC 74151 16 bit odd even parity checker using two IC 74180 binary to gray code conversion using ic 74139 7444 series Excess-3-gray code to Decimal decoder full adder using Multiplexer IC 74151 ic 74151 ic 74148 block diagram MSI IC 74138 decoder
    Text: s I SEMICONDUCTOR GROUP 23E D • t?54E40 G00fl535 1 "T-q2-q \ p a rtII CMOS STANDARD CELL LSI MSM91H000 SERIES ¿U S' This M a terial C o p y r i g h t e d B y Its R e s p e c t i v e M a n u f a c t u r e r O K I SEMICONDUCTOR GROUP 23E D ■ b72M240 DGGÔ23b G


    OCR Scan     		PDF MSM91H000 b72MS40 DQQ023b t-42-41 b724240 IC 3-8 decoder 74138 pin diagram binary to gray code conversion using ic 74157 Multiplexer IC 74151 16 bit odd even parity checker using two IC 74180 binary to gray code conversion using ic 74139 7444 series Excess-3-gray code to Decimal decoder full adder using Multiplexer IC 74151 ic 74151 ic 74148 block diagram MSI IC 74138 decoder

    Signetics TTL

    Abstract: 7 INPUT NOR GATE TTL johnson ring counter LU300 DTL NOR gate "signetics DCL handbook" L6KF signetics dtl 700 nr TTL 740 NAND propagation delay
    Text: SIGNETICS UTILOGIC II HANDBOOK p y rig ru 196 9 S ig netics C o r p o r a t io n UTILOGIC II HANDBOOK Page R G D U C H O N .


    OCR Scan     		PDF