SCAS578 Search Results

ti 6346

Abstract: 440LX CDC9441
Contextual Info: CDC9441 PC CLOCK SYNTHESIZER/DRIVER WITH SDRAM CLOCK SUPPORT SCAS578 – AUGUST 1996 D D D D D D DL PACKAGE TOP VIEW Clock Generation for Intel 440LX Chipset Four CPU Clock Outputs With Programmable Frequency Twelve SDRAM Clock Outputs Seven PCI Clock Outputs

Contextual Info: CDC509 3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS _ SCASS76A - JULY 1998 - REVISED OCTOBER 1996 Phase-Lock Loop Clock Distribution for Synchronous DRAM Applications Distributes One Clock Input to One Bank of Five and One Bank of Four Outputs