AND000 Search Results

Contextual Info: 1.0 I n t r o d u c t io n 1.1.3 Circular Buffers The monolithic SUMMIT provides the system designer with an intelligent solution to MIL-STD-1553 multiplexed serial data bus design problems. The SUMMIT is a single-chip device that implements all three of the defined MIL-STD-1553 functions Remote Terminal, Bus Controller, and Monitor. Operating

Contextual Info: PACE1754 SINGLE CHIP, 40MHz CMOS PROCESSOR INTERFACE CIRCUIT PIC 4 -FEATU RES • The PACE1754 (PfC) Is a support chip for the PACE1750A Processor. It eliminates the SSI/ MSI Logic and external system functions required In typical 1750A Implementations.

Contextual Info: 1.0 I n t r o d u c t io n The monolithic SUMMIT provides the system designer with an intelligent solution to MIL-STD-1553 multiplexed serial data bus design problems. Hie SUMMIT is a single-chip device that implements all three of the defined MIL-STD-1553 functions Remote Terminal, Bus Controller, and Monitor. Operating

NTE IC Master

Abstract: PD17003
Contextual Info: MOS INTEGRATED CIRCUIT ¿¿PD1 7 0 0 3 A D IG ITA L T U N IN G S Y S TE M H A R D W A R E B U ILT-IN 4 -B IT SING LE C H IP M IC R O CONTROLLER /¿PD17003A is a 4-bit single chip CMOS micro controller which contains digital tuning system hardware. 17K architecture is used for CPU, data and memory manipulations and various types of operations, and

A934

Contextual Info: ^EDI EDI9F3420C ELECTRONIC DESIGNS INC.- Combination SRAM/FLASH/EEPROM Module Pin Configuration and Block Diagram Mixed Technology Memory Module 128Kx16 SRAM, 128Kx16 Flash and 32Kx16 EEPROM A0-A16 vss vcc Features Mixed Technology Memory Module with !28Kx16 bit CMOS SRAM,

Contextual Info: 13 »991 molate 128K x 8 FLASH Memory MFM8129-12/15/20 Issue 1 .0 : October 1991 ADVANCE PRODUCT INFORMATION Sem iconductor inc. Pin Definitions Vpp 1 C A16 21 131,072 x 8 bit CMOS FLASH Memory. Features Operating Power Read Program/Erase Standby Power TTL levels