ARTISAN COMPONENTS Search Results
ARTISAN COMPONENTS Result Highlights (5)
Part | ECAD Model | Manufacturer | Description | Download | Buy |
---|---|---|---|---|---|
GCM033M8ED104KE07D | Murata Manufacturing Co Ltd | 0201 (0603M) X8M (Murata) 10Vdc 0.1μF±10% |
![]() |
||
GRT155C80G106ME13D | Murata Manufacturing Co Ltd | 0402 (1005M) X6S (EIA) 4Vdc 10μF±20% |
![]() |
||
GRT31CC71C226ME13L | Murata Manufacturing Co Ltd | 1206 (3216M) X7S (EIA) 16Vdc 22μF±20% |
![]() |
||
KC355QD7LG134KH01L | Murata Manufacturing Co Ltd | X7T (EIA) 1250Vdc 0.13μF±10% |
![]() |
||
KRM21FD72A225KFA1L | Murata Manufacturing Co Ltd | X7T (EIA) 100Vdc 2.2μF±10% |
![]() |
ARTISAN COMPONENTS Datasheets Context Search
Catalog Datasheet | Type | Document Tags | |
---|---|---|---|
1024X8
Abstract: tws 1000
|
Original |
d210002 1024X8, 1024X8 1024-word 61mm2 HS300-SS 99Q3P0 tws 1000 | |
64X2Contextual Info: d200002 64X2, Mux 16, Drive 3, Non-Pipelined High-Speed Single-Port Synchronous SRAM Features Memory Description • Precise Optimization for Infineon’s C9DD1 0.20µm The 64X2 SRAM is a high-performance, synchronous single-port, 64-word by 2-bit memory designed to |
Original |
d200002 64-word 11mm2 HS300-SS 99Q3P0 64X2 | |
16X2Contextual Info: d000000 16X2, Mux 4, Drive 3, Non-Pipelined High-Speed Single-Port Synchronous SRAM Features Memory Description • Precise Optimization for Infineon’s C9DD1 0.20µm The 16X2 SRAM is a high-performance, synchronous single-port, 16-word by 2-bit memory designed to |
Original |
d000000 16-word 08mm2 HS300-SS 99Q3P0 16X2 | |
4096X64Contextual Info: d120001 4096X64, Mux 8, Drive 3, Non-Pipelined High-Speed Single-Port Synchronous SRAM Features Memory Description • Precise Optimization for Infineon’s C9DD1 0.20µm The 4096X64 SRAM is a high-performance, synchronous single-port, 4096-word by 64-bit memory designed to |
Original |
d120001 4096X64, 4096X64 4096-word 64-bit 55mm2 HS300-SS 99Q3P0 | |
SRAM timing
Abstract: 256X32 99Q3P0 TAH 190 d010000
|
Original |
d010000 256X32, 256X32 256-word 32-bit 62mm2 HS300-SS 99Q3P0 SRAM timing 99Q3P0 TAH 190 d010000 | |
512X16 sram
Abstract: SRAM timing static SRAM single port
|
Original |
d110001 512X16, 512X16 512-word 16-bit 61mm2 HS300-SS 99Q3P0 512X16 sram SRAM timing static SRAM single port | |
32X2
Abstract: tms 1000 test mode
|
Original |
d100001 32-word 09mm2 HS300-SS 99Q3P0 32X2 tms 1000 test mode | |
2048X128Contextual Info: d020000 2048X128, Mux 4, Drive 3, Non-Pipelined High-Speed Single-Port Synchronous SRAM Features Memory Description • Precise Optimization for Infineon’s C9DD1 0.20µm The 2048X128 SRAM is a high-performance, synchronous single-port, 2048-word by 128-bit memory designed to |
Original |
d020000 2048X128, 2048X128 2048-word 128-bit 58mm2 HS300-SS 99Q3P0 | |
8192X32
Abstract: SRAM timing
|
Original |
d220002 8192X32, 8192X32 8192-word 32-bit 55mm2 HS300-SS 99Q3P0 SRAM timing | |
chn 723
Abstract: TSMC 180nm dual port sram chn 448 CHN 727 chn 501 chn 711 CHN 450 TSMC 180nm single port sram tsmc 180nm sram TSMC 180nm
|
Original |
CS4100 CS4100 DS4100 chn 723 TSMC 180nm dual port sram chn 448 CHN 727 chn 501 chn 711 CHN 450 TSMC 180nm single port sram tsmc 180nm sram TSMC 180nm | |
CHN 530
Abstract: chn 723 chn 448 CHN 727 CS4125 CS4130 chn 711 TSMC sram1 CS4100 CS4110
|
Original |
CS4100 CS4100 DS4100-b CHN 530 chn 723 chn 448 CHN 727 CS4125 CS4130 chn 711 TSMC sram1 CS4110 | |
code for mpeg-4
Abstract: circuit diagram of LCD connection to pic closely coupled configuration Park transformation CS6750 CS6750TK H263 IEC14496-2
|
Original |
CS6750 CS6750 384kbps ISO/IEC14496-2 DS6750 code for mpeg-4 circuit diagram of LCD connection to pic closely coupled configuration Park transformation CS6750TK H263 IEC14496-2 | |
verilog code for amba apb master
Abstract: verilog code for apb verilog code for amba apb bus i2s philips synchronous fifo design in verilog verilog code for i2s bus testbench of a transmitter in verilog philips I2S bus specification verilog code for 8 bit fifo register testbench verilog ram asynchronous
|
Original |
||
I2S bus specification
Abstract: verilog code for amba apb master verilog code for apb testbench of a transmitter in verilog philips I2S bus specification i2s specification verilog code for amba apb bus testbench verilog ram asynchronous verilog code for digital clock AMBA BUS vhdl code
|
Original |
||
|
|||
180NM
Abstract: FPGA 456 CS3112 fpga implementation using rs(255,239) IESS-308 code CS3110 02HEX DS3110 N1 ASIC K3025
|
Original |
CS3110/12 CS3110 CS3112 CS3110) CS3112) DS3110 180NM FPGA 456 fpga implementation using rs(255,239) IESS-308 code 02HEX N1 ASIC K3025 | |
TSMC 180nm
Abstract: ofdm modulator CS3820TK 180NM CS3820 ofdm demodulator ofdm transmitter modulator OFDM Viterbi Decoder interleaver
|
Original |
CS3820 CS3820 IEEE802 PB3820 TSMC 180nm ofdm modulator CS3820TK 180NM ofdm demodulator ofdm transmitter modulator OFDM Viterbi Decoder interleaver | |
CS3210
Abstract: 02HEX CS3212 CSO3210
|
Original |
CS3210/12 CS3210 CS3212 CS3210) CS3212) 880Mbits DS3210-b 02HEX CSO3210 | |
CS3212
Abstract: forney CS3210
|
Original |
CS3210/12 CS3210 CS3212 CS3210) CS3212) 880Mbits CS3212 DS3210 forney | |
JPEG200
Abstract: JPEG2000 Amphion Semiconductor mtc 4001 tsmc cmos CS6510 JPEG20001 Wireless security cctv camera wavelet transform JASONTECH
|
Original |
CS6510 JPEG2000 720x480) PB6510 JPEG200 Amphion Semiconductor mtc 4001 tsmc cmos JPEG20001 Wireless security cctv camera wavelet transform JASONTECH | |
Convolutional Encoder
Abstract: iess-309 standard IESS-309 IESS309 Convolutional CS3411 encoder verilog coding Implementation of convolutional encoder IESS-308 code CS3311AA
|
Original |
CS3311 CS3311 CS341uo-ku DS3311 Convolutional Encoder iess-309 standard IESS-309 IESS309 Convolutional CS3411 encoder verilog coding Implementation of convolutional encoder IESS-308 code CS3311AA | |
CS6100
Abstract: verilog code for huffman coding jpeg encoder vhdl code huffman code generator in verilog yuv to rgb Verilog rgb yuv vhdl column-major huffman code book in verilog 2614 encoder color space converter verilog rgb ycbcr asic
|
Original |
CS6100 CS6100 DS6100 verilog code for huffman coding jpeg encoder vhdl code huffman code generator in verilog yuv to rgb Verilog rgb yuv vhdl column-major huffman code book in verilog 2614 encoder color space converter verilog rgb ycbcr asic | |
CS3411
Abstract: Viterbi Decoder CS3410 viterbi IESS-308/309 CS3311 IESS-308 Convolutional Encoder details and application CSC3411AA base-10
|
Original |
CS3411 CS3411 CS3311 DS3411 Viterbi Decoder CS3410 viterbi IESS-308/309 CS3311 IESS-308 Convolutional Encoder details and application CSC3411AA base-10 | |
CS6300
Abstract: 180NM column-major DCT Series mega pro remote TSMC 180nm CS630 2614 encoder Park transformation CS6310TK
|
Original |
CS6310 CS6310 DS6310 CS6300 180NM column-major DCT Series mega pro remote TSMC 180nm CS630 2614 encoder Park transformation CS6310TK | |
CS6150
Abstract: DS6150 "motion jpeg" jpeg decode decoder huffman CS6100 FPGA48
|
Original |
CS6150 CS6150 CS6100 DS6150 "motion jpeg" jpeg decode decoder huffman FPGA48 |