AX ZZZ HEN TV Search Results

NMB Semiconductor

Abstract: aaa2800
Contextual Info: NMB Sem iconductor AAA2800 Static Column Decode Mode CMOS 256K x 1 Dynamic RAM FEATURES • 262,144 words x 1 bit organization ■ U ltra high speed, 60, 70, 80, 100 ns RAS access tim es o ver full Vcc 4.5V to 5.5V and tem p eratu re (0°C to 70°C) ranges

Contextual Info: Advanced Micro Devices 674219 FIFO RAM Controller Ordering Information Features/ Benefits • High-speed, no fall-through time • Deep FIFOs— 16-bit SRAM address • Arbitration read/write Package Part Num ber Pins Type Tem perature 674219 40 CD 040 Com

d4218160

Abstract: H1311 4218160LG 5-A70
Contextual Info: NEC MOS INTEGRATED CIRCUIT _ _ _ _ _ _ _ mPD42S16160L, 4216160L, 42S18160L, 421816QL 3.3 V OPERATION 16M-BIT DYNAMIC RAM 1M-WORD BY 16-BIT, FAST PAGE MODE, BYTE READ/WRITE MODE DESCRIPTION The MPD42S16160L, 4216160L, 42S18160L, 4218160L are 1 048 576 w o rd s by 16 bits d yn a m ic CMOS RAMs.

sanyo capacitor se green

Abstract: TO068 LC7512 lc7510
Contextual Info: SANYO SEMICONDUCTOR CORP 32E D 7 cì cì 7G7L j DD0 ÖQ3 7 □ T-77-21 C M O S 1C 3 007A S93B Automatic Music Selector up to 3 Selections for Tape Recorders T he L C 7510/7512 are single-chip ICs designed to au tom atically se lec t your desired m usic up to 3 selection s

Contextual Info: PRELIMINARY ▲ £ £ £ £ & H Y 5256K 1 xÇ4-Bit4CMOS 2 5Dynamic 8 /RAM L DESCRIPTION FEATURES T h e H Y 5 1 C 4 2 5 8 /L is a h ig h speed, low pow er 2 6 2 ,1 4 4 x 4 C M O S d y n a m ic ra n d o m access m em ory. F a b ric a te d w ith H Y U N D A I C M O S

Emulex scsi processor

Abstract: SD04N SD03N SD05N SD06N D-12 GDD1327 ESP emulex Emulex scsi differential SD16N
Contextual Info: ”~T~ m EHULEX CORP Q2E I • 335DS03 0001323 3- / ? 4 ■ ELX C I I 1U C U U C U E M U L E X SCSI P R O C E S S O R Storage 2400138 Technology EMULEX ■ ESP Chip ■ ■ m - Reselection sequence, from arbitration through message - Bus-initiated selection through received

LB203 DC

Contextual Info: HITACHI/ LOCIC/ARRAYS/MEM SI E D MM1b5G3 00n315 flfl^ • H I T S HM534251 Series-262,144 x 4-Bit Multiport CMOS Video Random Access Memory ■ DESCRIPTION HM534251JP Series The HM534251 is a 1-Mbit multiport video RAM equipped with a 256k-word x

Contextual Info: DATA SHEET MOS INTEGRATED CIRCUIT /iPD42S17805, 4217805 16 M-BIT DYNAMIC RAM 2 M-WORD BY 8-BIT, EDO Description The ¿¡PD42S17805, 4217805 are 2,097,152 w ords by 8 bits CMOS dynam ic RAMs with optional EDO. EDO is a kind of the page mode and is useful for the read operation.

Contextual Info: SSI 32H6827/6828 Servo and Spindle Predriver W M M k f f lS ' A TDK Group/Company January 1995 DESCRIPTION FEATURES The SSI 32H 6827 Servo and Spindle Predriver, a B ip o la r m on o lith ic in te g ra te d c ircu it housed in a 64-Lead TQ FP package, operates from +5V and +12V

upd4217405-60

Abstract: NEC 4217405-60
Contextual Info: DATA SHEET NEC MOS INTEGRATED CIRCUIT ju P D 42S 17405, 4217405 16 M -BIT D Y N A M IC R A M 4 M -W O R D B Y 4-BIT, E D O D escription T h e ìì P D 4 2 S 1 7 4 0 5 , 4 2 1 7 4 0 5 a re 4 ,1 9 4 ,3 04 w o rd s b y 4 b its C M O S d yn a m ic R A M s with o p tio n a l E D O .

Contextual Info: T O S H IB A INTEGRATED CIRCUIT D IG IT A L IN T E G R A T E D T C 5 2 3 1 2 5 A ? / A J - 10 T O S H IB A TECHNICAL DATA S IL IC O N GATc C S C JIT , T C 5 2 8 1 2 S A ? / A J - 12 CM O S P R E L IM IN A R Y 131 , Q72 W O R D S x SB II S M U L T iP O R T D R A M

C102Z

Abstract: C4688 c4589 ax zzz hen tv kcdl b25z
Contextual Info: :nj5'sN m CMOS SyncBiFIFO 64 x 36 x 2 IDT723612 Integrated Devize Technology, Inc. • • • • Low -power advanced CMOS technology Supports clock frequencies up to 67 MHz Fast access tim es of 10ns Available in 132-pin plastic quad flat package PQF) or

C4368

Contextual Info: CY7C43622 C Y7 C43632/C Y7 C43642 C Y7 C43662/C Y7 C43682 PRELIMINARY 256/512/1K/4K/16K x36 x2 Bidirectional Synchronous FIFO Features F ully a s yn ch ro n o u s and sim u ltan eo u s read and w rite o p e ratio n p erm itted H ig h -s p e ed , low -pow er, b id ire c tio n a l, first-in first-o u t

tian y1

Abstract: MBA III Thin Quad flat package cypres CY7C43626 CY7C43636 CY7C43646 CY7C43666 CY7C43686 LM 3917 c917
Contextual Info: CY7C43626 CY7C43636/CY7C43646 CY7C43666/CY7C43686 . PRELIMINARY 2 5 6 / 5 1 2 / 1 K / 4 K / 1 6 K x 3 6 / x 1 8 x 2 T ri B u s F I F O Features F ully as yn c h ro n o u s and sim u lta n e o u s read and w rite o p e ratio n p erm itted • H ig h -s p e ed , low -pow er, first-in firs t-o u t F IF O m e m o ­

d42s65405g5

Abstract: NEC D42S65405 D42S65405G5-A50-7J D42S65405 42S65405 42S844Q5G5-A60 IC MARKING A60 MPD42S64405
Contextual Info: DATA SHEET NEC / MOS INTEGRATED CIRCUII _ //¿PD42S64405,4264405,42S65405,4265405 64M-BIT DYNAMIC RAM 16 M-WORD BY 4-BIT, EDO Description The /¿PD42S64405, 4264405, 42S65405, 4265405 are 16,777,216 words by 4 bits CMOS dynamic RAMs with optional EDO. EDO >s a kind of the page mode and is useful for the read operation.

bt 2025 bh

Abstract: BEL 100N TRANSISTOR PIN DIAGRAM BEL 100N TRANSISTOR bel 100n EPE6047S Pulse Transformers tp 12 80C25 80C26
Contextual Info: SEEQ 80C25 AUtODUPLEX CMOS Ethernet Interface Adapter in 28L Package Technology, Incorporated P R E LIM IN A R Y October 1994 SEEO AutoDUPLEX Designation • Sym bol «identifies product as AutoDUPLEX device P rovides A u to D U P L E X " D ete c t Fu nction fo r

Contextual Info: CY7C43626 CY7C43636/CY7C43646 CY7C43666/CY7C43686 . PRELIMINARY 2 5 6 / 5 1 2 / 1 K / 4 K / 1 6 K x 3 6 / x 1 8 x 2 T ri B u s F I F O Features F ully as yn c h ro n o u s and sim u lta n e o u s read and w rite o p e ratio n p erm itted • H ig h -s p e ed , low -pow er, first-in firs t-o u t F IF O m e m o ­

8X305

Abstract: TP05 you lost me 8X372 N8X374F N8X374N OD44
Contextual Info: Signetics 8X374 Addressable/Bidirectional I/O Port With Parity Product Specification Microprocessor Products DESCRIPTION The Signetics 8X374 is an addressable 8-bit I/O Port that features on-chip parity generate/check logic. The 8X374 port is designed for applications that require an

7805L

Abstract: FTO-xx
Contextual Info: PRELIMINARY DATA SHEET CMOS INTEGRATED CIRCUIT JEC juPD42S17805L, 4217805L 3.3 V OPERATION 16 M-BIT DYNAMIC RAM 2 M-WORD BY 8-BIT, HYPER PAGE MODE Description The /iPD42S17805L, 4217805L are 2 097 152 words by 8 bits CMOS dynam ic RAMs w ith optional hyper page

Contextual Info: DATA SHEET NEC / MOS INTEGRATED CIRCUIT / ju PD 4 2 S 1 6 1 6 5 L , 4 2 1 6 1 6 5 L 3.3 V OPERATION 16 M-BIT DYNAMIC RAM 1 M-WORO BY 16-BIT, HYPER PAGE MODE EDO , BYTE READ/WRITE MODE D escription The /iPD42S16165L, 4216165L are 1,048,576 words by 16 bits CMOS dynamic RAMs with optional hyper page

BM11129

Abstract: TMP95CW64 TMP95PW64 TMP95PW64F toshiba psram
Contextual Info: TOSHIBA TOSHIBA O riginal CMOS 16-Bit M icro co n tro ller TLCS-900/H Series TMP95PW64 TO SHIBA CORPORATION Preface T h an k you very much fo r m aking use o f Toshiba m icrocom puter LSIs. Before use this LSI, refer th e s e c tio n ," Points o f N o te and Restrictions".

JN U10

Abstract: CY7C43624 CY7C43634 CY7C43644 CY7C43664 CY7C43684 bq35
Contextual Info: C Y 7C 43624 C Y 7C 43634/C Y 7C 43644 C Y 7C 43664/C Y 7C 43684 P R E L IM IN A R Y w •tiimttrnjÉÉÉÉÉÉÉt m s¿ *c Y éé P.1 . Xn. * . FI . Ì . . S' ï 256/512/1 K/4K/16K x36 x2 Bidirectional Synchronous FIFO w / Bus M atching Features F ully as yn ch ro n o u s and sim u ltan eo u s read an d w rite

TCM2912

Contextual Info: TCM129C13, TCM129C14, TCM129C16, TCM129C17, TCM29C13, TCM29C14, TCM29C16, TCM29C17 COMBINED SINGLE CHIP PCM CODEC AND FILTER D 2 7 6 5 . APRIL 1 9 8 6 -R E V IS E D JUNE 1 9 8 8 FEATURE TABLE Replaces Use of TC M 2910A in Tandem w ith TCM2912C FEATURE Reliable Silicon-Gate CMOS Technology

Contextual Info: CY7C43643V CY7C43663V/CY7C43683V PRELIMINARY CYPR] 3.3V 1K/4K/16K x36 Unidirectional Synchronous FIFO w / Bus Matching Features F ully a s yn ch ro n o u s and sim u ltan eo u s read and w rite o p e ratio n p erm itted H ig h -s p e ed , low -pow er, U n id ire ctio n al, first-in first-o u t