CDCV857 Search Results
CDCV857 Result Highlights (3)
Part | ECAD Model | Manufacturer | Description | Download | Buy |
---|---|---|---|---|---|
CDCV857ADGGG4 |
![]() |
2.5V SSTL-II Phase Lock Loop Clock Driver for Double Data-Rate Synchronous DRAM Applications 48-TSSOP 0 to 85 |
![]() |
||
CDCV857ADGGR |
![]() |
2.5V SSTL-II Phase Lock Loop Clock Driver for Double Data-Rate Synchronous DRAM Applications 48-TSSOP 0 to 85 |
![]() |
||
CDCV857ADGG |
![]() |
2.5V SSTL-II Phase Lock Loop Clock Driver for Double Data-Rate Synchronous DRAM Applications 48-TSSOP 0 to 85 |
![]() |
CDCV857 Price and Stock
Rochester Electronics LLC CDCV857BDGGRIC PLL CLOCK DRIVER 48TSSOP |
|||||||||||
Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
![]() |
CDCV857BDGGR | Bulk | 55,262 | 55 |
|
Buy Now | |||||
Rochester Electronics LLC CDCV857DGGRIC PLL CLOCK DRIVER 48TSSOP |
|||||||||||
Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
![]() |
CDCV857DGGR | Bulk | 32,015 | 52 |
|
Buy Now | |||||
Rochester Electronics LLC CDCV857DGGIC PLL CLOCK DRIVER 48TSSOP |
|||||||||||
Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
![]() |
CDCV857DGG | Tube | 22,999 | 46 |
|
Buy Now | |||||
Rochester Electronics LLC CDCV857BIDGGIC PLL CLOCK DRIVER 48TSSOP |
|||||||||||
Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
![]() |
CDCV857BIDGG | Tube | 19,791 | 51 |
|
Buy Now | |||||
Rochester Electronics LLC CDCV857BDGGIC PLL CLOCK DRIVER 48TSSOP |
|||||||||||
Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
![]() |
CDCV857BDGG | Tube | 14,061 | 48 |
|
Buy Now |
CDCV857 Datasheets (56)
Part | ECAD Model | Manufacturer | Description | Curated | Datasheet Type | PDF Size | Page count | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
CDCV857 |
![]() |
2.5-V PHASE LOCK LOOP CLOCK DRIVER | Original | 126.1KB | 9 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
CDCV857 |
![]() |
2.5-V PHASE LOCK LOOP CLOCK DRIVER | Original | 157.13KB | 11 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
CDCV857A |
![]() |
2.5-V PHASE LOCK LOOP CLOCK DRIVER | Original | 190.9KB | 13 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
CDCV857A |
![]() |
2.5-V PHASE LOCK LOOP CLOCK DRIVER | Original | 157.23KB | 11 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
CDCV857ADGG |
![]() |
2.5 V Phase Lock Loop Clock Driver | Original | 190.89KB | 13 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
CDCV857ADGG |
![]() |
2.5V SSTL-II Phase Lock Loop Clock Driver for Double Data-Rate Synchronous DRAM Applications | Original | 211.12KB | 14 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
CDCV857ADGG |
![]() |
2.5V SSTL-II Phase Lock Loop Clock Driver for Double Data-Rate Synchronous DRAM Applications 48-TSSOP 0 to 85 | Original | 387.79KB | 16 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
CDCV857ADGGG4 |
![]() |
2.5V SSTL-II Phase Lock Loop Clock Driver for Double Data-Rate Synchronous DRAM Applications | Original | 222.48KB | 14 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
CDCV857ADGGG4 |
![]() |
2.5V SSTL-II Phase Lock Loop Clock Driver for Double Data-Rate Synchronous DRAM Applications 48-TSSOP 0 to 85 | Original | 387.79KB | 16 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
CDCV857ADGGR |
![]() |
2.5V SSTL-II Phase Lock Loop Clock Driver for Double Data-Rate Synchronous DRAM Applications | Original | 211.12KB | 14 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
CDCV857ADGGR |
![]() |
2.5V SSTL-II Phase Lock Loop Clock Driver for Double Data-Rate Synchronous DRAM Applications 48-TSSOP 0 to 85 | Original | 387.79KB | 16 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
CDCV857ADGGRG4 |
![]() |
2.5V SSTL-II Phase Lock Loop Clock Driver for Double Data-Rate Synchronous DRAM Applications | Original | 222.48KB | 14 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
CDCV857ADGGRG4 |
![]() |
2.5V SSTL-II Phase Lock Loop Clock Driver for Double Data-Rate Synchronous DRAM Applications 48-TSSOP 0 to 85 | Original | 387.79KB | 16 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
CDCV857AGQL |
![]() |
2.5 V Phase Lock Loop Clock Driver | Original | 190.89KB | 13 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
CDCV857AGQLR |
![]() |
2.5V SSTL-II Phase Lock Loop Clock Driver for Double Data-Rate Synchronous DRAM Applications | Original | 211.12KB | 14 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
CDCV857AGQLR |
![]() |
2.5V SSTL-II Phase Lock Loop Clock Driver for Double Data-Rate Synchronous DRAM Applications 56-BGA MICROSTAR JUNIOR 0 to 85 | Original | 387.79KB | 16 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
CDCV857B |
![]() |
2.5 V Phase Lock Loop DDR Clock Driver | Original | 267.31KB | 13 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
CDCV857BDGG |
![]() |
CDCV857 - 2.5 V Phase Lock Loop DDR Clock Driver 48-TSSOP 0 to 70 | Original | 852.56KB | 17 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
CDCV857BDGG |
![]() |
2.5 V Phase-Lock Loop Clock Driver | Original | 254.3KB | 15 | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
CDCV857BDGG |
![]() |
2.5 V Phase Lock Loop DDR Clock Driver 48-TSSOP 0 to 70 | Original | 450.88KB | 16 |
CDCV857 Datasheets Context Search
Catalog Datasheet | Type | Document Tags | |
---|---|---|---|
CDCV857
Abstract: CDCV857A
|
Original |
CDCV857A SCAS667 48-Pin CDCV857 CDCV857A | |
TI Cross Reference Search
Abstract: CDCV857 CDCV857DGG CDCV857DGGR CDCV857DGGRG4
|
Original |
CDCV857 SCAS645A 48-Pin TI Cross Reference Search CDCV857 CDCV857DGG CDCV857DGGR CDCV857DGGRG4 | |
CDCV857
Abstract: CDCV857A
|
Original |
CDCV857A SCAS667A 48-Pin 56-Ball CDCV857A CDCV857 | |
Contextual Info: CDCV857B 2.5-V PHASE LOCK LOOP CLOCK DRIVER SCAS676 – JUNE 2002 D Phase-Lock Loop Clock Driver for Double D D D D D description GND Y0 Y0 VDDQ Y1 Y1 GND GND Y2 Y2 VDDQ VDDQ CLK CLK VDDQ AVDD AGND GND Y3 Y3 VDDQ Y4 Y4 GND 1 48 2 47 3 46 4 45 5 44 6 43 7 42 |
Original |
CDCV857B SCAS676 48-Pin SGYC003B, CDCV857BGQLR | |
CDCV857
Abstract: CDCV857A CDCV857ADGG CDCV857ADGGG4 CDCV857ADGGR
|
Original |
CDCV857A SCAS667A 48-Pin 56-Ball CDCV857A CDCV857 CDCV857ADGG CDCV857ADGGG4 CDCV857ADGGR | |
Contextual Info: CDCV857B, CDCV857BI 2.5ĆV PHASEĆLOCK LOOP CLOCK DRIVER SCAS689 − FEBRUARY 2003 D Phase-Lock Loop Clock Driver for Double D D D D D D D Enters Low-Power Mode When No CLK Data-Rate Synchronous DRAM Applications Spread Spectrum Clock Compatible Operating Frequency: 60 MHz to 200 MHz |
Original |
CDCV857B, CDCV857BI SCAS689 48-Pin 56-Ball | |
Contextual Info: CDCV857B, CDCV857BI 2.5ĆV PHASEĆLOCK LOOP CLOCK DRIVER SCAS689 − FEBRUARY 2003 D Phase-Lock Loop Clock Driver for Double D D D D D D D Enters Low-Power Mode When No CLK Data-Rate Synchronous DRAM Applications Spread Spectrum Clock Compatible Operating Frequency: 60 MHz to 200 MHz |
Original |
CDCV857B, CDCV857BI SCAS689 48-Pin 56-Ball | |
Contextual Info: CDCV857B, CDCV857BI 2.5-V PHASE-LOCK LOOP CLOCK DRIVER SCAS689A − FEBRUARY 2003 − REVISED NOVEMBER 2010 D Phase-Lock Loop Clock Driver for Double D D D D D D D Enters Low-Power Mode When No CLK Data-Rate Synchronous DRAM Applications Spread Spectrum Clock Compatible |
Original |
CDCV857B, CDCV857BI SCAS689A 48-Pin 56-Ball | |
CDCV857B
Abstract: CDCV857BDGG CDCV857BGQL CDCV857BI CDCV857BIGG DSA00985
|
Original |
CDCV857B, CDCV857BI SCAS689 48-Pin 56-Ball CDCV857B CDCV857BDGG CDCV857BGQL CDCV857BI CDCV857BIGG DSA00985 | |
Contextual Info: CDCV857B, CDCV857BI 2.5-V PHASE-LOCK LOOP CLOCK DRIVER SCAS676A – JUNE 2002 – REVISED NOVEMBER 2002 D Phase-Lock Loop Clock Driver for Double D D D D D D D D D D D D Data-Rate Synchronous DRAM Applications Spread Spectrum Clock Compatible Operating Frequency: 60 MHz to 200 MHz |
Original |
CDCV857B, CDCV857BI SCAS676A 48-Pin JESD82 | |
CDCV857
Abstract: CDCV857A CDCV857B CDCVF857
|
Original |
CDCV857 CDCVF857 CDCV857B CDCV857 CDCV857A CDCV857A CDCV857B CDCVF857 | |
CDCV857Contextual Info: CDCV857 2.5-V PHASE LOCK LOOP CLOCK DRIVER SCAS645A – AUGUST 2000 – REVISED OCTOBER 2000 D D D D D D D D D D Phase-Lock Loop Clock Driver for Double Data-Rate Synchronous DRAM Applications Spread Spectrum Clock Compatible Operating Frequency: 60 to 200 MHz |
Original |
CDCV857 SCAS645A 48-Pin CDCV857 | |
Contextual Info: CDCV857B, CDCV857BI 2.5ĆV PHASEĆLOCK LOOP CLOCK DRIVER SCAS689 − FEBRUARY 2003 D Phase-Lock Loop Clock Driver for Double D D D D D D D Enters Low-Power Mode When No CLK Data-Rate Synchronous DRAM Applications Spread Spectrum Clock Compatible Operating Frequency: 60 MHz to 200 MHz |
Original |
CDCV857B, CDCV857BI SCAS689 48-Pin 56-Ball | |
Contextual Info: CDCV857A 2.5-V PHASE LOCK LOOP CLOCK DRIVER SCAS667A – APRIL 2001 – REVISED AUGUST 2002 D D D D D Phase-Lock Loop Clock Driver for Double Data-Rate Synchronous DRAM Applications Spread Spectrum Clock Compatible Operating Frequency: 60 to 180 MHz Low Jitter cyc–cyc : ±50 ps |
Original |
CDCV857A SCAS667A 48-Pin 56-Ball | |
|
|||
CDCV857B
Abstract: CDCV857BDGG CDCV857BDGGR CDCV857BDGGRG4 CDCV857BGQL CDCV857BGQLR CDCV857BI CDCV857BIGG
|
Original |
CDCV857B, CDCV857BI SCAS689 48-Pin 56-Ball CDCV857B CDCV857BDGG CDCV857BDGGR CDCV857BDGGRG4 CDCV857BGQL CDCV857BGQLR CDCV857BI CDCV857BIGG | |
CDCV857
Abstract: CDCV857DGG CDCV857DGGG4 CDCV857DGGR CDCV857DGGRG4
|
Original |
CDCV857 SCAS645A 48-Pin CDCV857 CDCV857DGG CDCV857DGGG4 CDCV857DGGR CDCV857DGGRG4 | |
Contextual Info: CDCV857B, CDCV857BI 2.5ĆV PHASEĆLOCK LOOP CLOCK DRIVER SCAS689 − FEBRUARY 2003 D Phase-Lock Loop Clock Driver for Double D D D D D D D Enters Low-Power Mode When No CLK Data-Rate Synchronous DRAM Applications Spread Spectrum Clock Compatible Operating Frequency: 60 MHz to 200 MHz |
Original |
CDCV857B, CDCV857BI SCAS689 48-Pin 56-Ball | |
CDCV857
Abstract: CDCV857DGG CDCV857DGGG4 CDCV857DGGR CDCV857DGGRG4
|
Original |
CDCV857 SCAS645A 48-Pin CDCV857 CDCV857DGG CDCV857DGGG4 CDCV857DGGR CDCV857DGGRG4 | |
Contextual Info: CDCV857B, CDCV857BI 2.5-V PHASE-LOCK LOOP CLOCK DRIVER SCAS689A − FEBRUARY 2003 − REVISED NOVEMBER 2010 D Enters Low-Power Mode When No CLK D Phase-Lock Loop Clock Driver for Double D D D D D D Data-Rate Synchronous DRAM Applications Spread Spectrum Clock Compatible |
Original |
CDCV857B, CDCV857BI SCAS689A 48-Pin 56-Ball | |
CDC857
Abstract: CDCV850 CDCV857 CDCV857A HFS9003 TDS694C
|
Original |
SCAA054 CDCV857/CDCV857A CDC857 CDCV850 CDCV857 CDCV857A HFS9003 TDS694C | |
CDC2509
Abstract: SN65MLVD201 CDCFR83 CDCR61A CDCR83 CDCU877 CDCV850 CDCV855 CDCV857B CDCVF857
|
Original |
CDCV850 CDCV855 CDCV857B CDCVF857 CDCU877 CDCR61A CDCR83 CDCFR83 CDCLVD110 SN65LVDS116 CDC2509 SN65MLVD201 CDCFR83 CDCR61A CDCR83 CDCU877 CDCV850 CDCV855 CDCV857B CDCVF857 | |
Contextual Info: CDCV857B, CDCV857BI 2.5ĆV PHASEĆLOCK LOOP CLOCK DRIVER SCAS689 − FEBRUARY 2003 D Phase-Lock Loop Clock Driver for Double D D D D D D D Enters Low-Power Mode When No CLK Data-Rate Synchronous DRAM Applications Spread Spectrum Clock Compatible Operating Frequency: 60 MHz to 200 MHz |
Original |
CDCV857B, CDCV857BI SCAS689 48-Pin 56-Ball | |
SCAA048Contextual Info: CDCV857A 2.5-V PHASE LOCK LOOP CLOCK DRIVER SCAS667A – APRIL 2001 – REVISED AUGUST 2002 D D D D D Phase-Lock Loop Clock Driver for Double Data-Rate Synchronous DRAM Applications Spread Spectrum Clock Compatible Operating Frequency: 60 to 180 MHz Low Jitter cyc–cyc : ±50 ps |
Original |
CDCV857A SCAS667A 48-Pin 56-Ball CDCV857ADGGR CDCV857AGQLR SCAM027, SCAA048 | |
h d 2001
Abstract: TI Cross Reference Search CDCV857 CDCV857A CDCV857ADGG CDCV857ADGGR CDCV857AGQLR
|
Original |
CDCV857A SCAS667A 48-Pin 56-Ball CDCV857A h d 2001 TI Cross Reference Search CDCV857 CDCV857ADGG CDCV857ADGGR CDCV857AGQLR |