EP1S10F484C5 Search Results

EP1S10F484C5 Price and Stock

Filter by Manufacturer


Intel Corporation EP1S10F484C5 IC FPGA 335 I/O 484FBGA
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	EP1S10F484C5	Tray				1 - 10 - 100 - 1000 - 10000 -	Buy Now
Intel Corporation EP1S10F484C5N IC FPGA 335 I/O 484FBGA
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	EP1S10F484C5N	Tray				1 - 10 - 100 - 1000 - 10000 -	Buy Now
Altera Corporation EP1S10F484C5 FIELD PROGRAMMABLE GATE ARRAY, 1200 CLBS, 10570-CELL, CMOS, PBGA484
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
Quest Components	EP1S10F484C5		1			1 $574.0002 10 $574.0002 100 $574.0002 1000 $574.0002 10000 $574.0002	Buy Now

EP1S10F484C5 Datasheets (4)

Part	ECAD Model	Manufacturer	Description	Curated	Datasheet Type	PDF
EP1S10F484C5		Altera	Stratix FPGA 10K FBGA-484		Original	PDF
EP1S10F484C5		Altera	Embedded - FPGAs (Field Programmable Gate Array), Integrated Circuits (ICs), IC FPGA 335 I/O 484FBGA		Original	PDF
EP1S10F484C5N		Altera	Stratix FPGA 10K FBGA-484		Original	PDF
EP1S10F484C5N		Altera	Embedded - FPGAs (Field Programmable Gate Array), Integrated Circuits (ICs), IC FPGA 335 I/O 484FBGA		Original	PDF

EP1S10F484C5 Datasheets Context Search

Catalog Datasheet	MFG & Type	PDF	Document Tags
rc5 protocol Abstract: EP2C5T144C6 RC5 encoder RC5 philips RC5 IR philips RC5 decoder philips RC5 protocol altera manchester RC5 decoder EP1C3T100C6 Text:  5-bit address and 6-bit com- mand length IR-RC5-E and -D Infrared Encoder and Decoder Megafunctions  Bi-phase coding also known as Manchester coding  Carrier frequency of 36 kHz as per the RC5 standard  Fully synchronous design Encoder Features	Original	PDF
types of multipliers Abstract: types of binary multipliers algebraic clock cycles values binary multiplier binary numbers multiplication EP2S15 EP2S180 EP2S30 EP2S60 EP2S90 Text: Implementing Multipliers in FPGA Devices July 2004, ver. 3.0 Introduction Application Note 306 Stratix II, Stratix, Stratix GX, Cyclone II, and Cyclone devices have dedicated architectural features that make it easy to implement highperformance multipliers. Stratix II, Stratix, and Stratix GX devices feature	Original	PDF
verilog code for cordic algorithm Abstract: verilog code for cordic cordic algorithm code in verilog cordic cordic algorithm in matlab code for cordic cordic design for fixed angle rotation AN 263 CORDIC Reference Design altera CORDIC ip cordic design for fixed angle of rotation Text: CORDIC Reference Design June 2005, ver. 1.4 Introduction Application Note 263 The co-ordinate rotation digital computer CORDIC reference design implements the CORDIC algorithm, which converts cartesian to polar coordinates and vice versa and also allows vectors to be rotated through	Original	PDF
PCN0902 Abstract: HC220F780NAK HC220F672nan HC210F484NAC XZ-092 HC230F1020BN HC240F1020NBC HC230F1020AW EP2S60F1020C4N EP2SGXF1152AA Text: Revision: 1.1.0 PROCESS CHANGE NOTIFICATION PCN0902 ADDITIONAL ASSEMBLY SOURCE AND BILL OF MATERIAL CHANGE FOR ALTERA FLIP CHIP PRODUCTS Change Description This is an update to PCN0902; please see the revision history table for information specific to this	Original	PDF	PCN0902 PCN0902; PCN0902 HC220F780NAK HC220F672nan HC210F484NAC XZ-092 HC230F1020BN HC240F1020NBC HC230F1020AW EP2S60F1020C4N EP2SGXF1152AA
"Stratix IV" Package layout information Abstract: EP1S25F780C7 EP1S30F780C7 S-51005 Text: Stratix Device Handbook, Volume 1 101 Innovation Drive San Jose, CA 95134 408 544-7000 http://www.altera.com S5V1-1.2 Copyright 2003 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and	Original	PDF	EP1S80B956C6 EP1S80B956C7 EP1S80 EP1S80F1020C5 EP1S80F1508C6 EP1S80F1508C7 EP1S80* "Stratix IV" Package layout information EP1S25F780C7 EP1S30F780C7 S-51005
cyclone ep1c6f256c6 Abstract: ahb arbiter EP1C6F256C6 EP1S10F484C5 EP2C8F256C6 EP2S15F484C3 MC68000 MC68000 opcodes Text: Control Unit − 16-bit two levels instruction decoder C68000-AHB − Three levels instruction queue 32-bit Microprocessor Megafunction 55 instructions and 14 address modes Supervisor and User mode − Independent stack pointer for each mode Users registers	Original	PDF	16-bit C68000-AHB 32-bit MC68000 C68000-AHB IEEE1149 cyclone ep1c6f256c6 ahb arbiter EP1C6F256C6 EP1S10F484C5 EP2C8F256C6 EP2S15F484C3 MC68000 MC68000 opcodes
EP1S25F780C7 Abstract: EP1S30F780C7 Text: Section I. Stratix Device Family Data Sheet This section provides designers with the data sheet specifications for Stratix devices. They contain feature definitions of the internal architecture, configuration and JTAG boundary-scan testing information, DC operating conditions, AC timing parameters, a reference to power	Original	PDF	EP1S80B956C6 EP1S80B956C7 EP1S80 EP1S80F1020C5 EP1S80F1508C6 EP1S80F1508C7 EP1S80* EP1S25F780C7 EP1S30F780C7
EP1S40F780C5 Abstract: EP1S25F780C7 EP1S30F780C7 ep1s20f484c6 EP1S20F484C7 Text: Stratix December 2002, ver. 3.0 Introduction Preliminary Information Features. Data Sheet The StratixTM family of FPGAs is based on a 1.5-V, 0.13-µm, all-layer copper SRAM process, with densities up to 114,140 logic elements LEs and up to 10 Mbits of RAM. Stratix devices offer up to 28 digital signal	Original	PDF	420-MHz EP1S80B956C6 EP1S80B956C7 EP1S80 EP1S80F1020C5 EP1S80F1508C6 EP1S80F1508C7 EP1S80* EP1S40F780C5 EP1S25F780C7 EP1S30F780C7 ep1s20f484c6 EP1S20F484C7
NEC protocol Abstract: circuit diagram for simple IR receiver home theater IR remote control circuit diagram EP2C5T144C6 NEC IR NEC CIR EP1C3T100C6 EP1S10F484C5 EP2S15F484C3 design of pulse code modulation encoder Text:  8-bit address and 8-bit com- mand length IR-NEC-E and -D Infrared Encoder and Decoder Megafunctions  Carrier frequency of 38 kHz as per the NEC standard  Pulse distance modulation  Fully synchronous design Encoder Features  Address and command are	Original	PDF
EP1S20F780C6 Abstract: EP1S25F780C7 EP1S30F780C7 EP1S20F484C7 3104 303 Text: Section I. Stratix Device Family Data Sheet This section provides designers with the data sheet specifications for Stratix devices. They contain feature definitions of the internal architecture, configuration and JTAG boundary-scan testing information, DC operating conditions, AC timing parameters, a reference to power	Original	PDF	EP1S20B672C6 EP1S20 EP1S20B672C7 EP1S20F484C5 EP1S20F484C6 EP1S20F484C7 EP1S20F672C6 EP1S20F672C7 EP1S20F780C6 EP1S25F780C7 EP1S30F780C7 3104 303
EP1S25F780C7 Abstract: EP1S30F780C7 Text: Section I. Stratix Device Family Data Sheet This section provides designers with the data sheet specifications for Stratix devices. They contain feature definitions of the internal architecture, configuration and JTAG boundary-scan testing information, DC operating conditions, AC timing parameters, a reference to power	Original	PDF	EP1S80B956C6 EP1S80B956C7 EP1S80 EP1S80F1020C5 EP1S80F1508C6 EP1S80F1508C7 EP1S80* EP1S25F780C7 EP1S30F780C7