Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    HIGIG SPECIFICATION Search Results

    HIGIG SPECIFICATION Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    D82C284-8 Rochester Electronics LLC Processor Specific Clock Generator, 16MHz, CMOS, CDIP18, CERDIP-18 Visit Rochester Electronics LLC Buy
    D82C284-12 Rochester Electronics LLC Processor Specific Clock Generator, 25MHz, CMOS, CDIP18, CERDIP-18 Visit Rochester Electronics LLC Buy
    AM79865JC Rochester Electronics LLC Telecom Circuit, Visit Rochester Electronics LLC Buy
    AM79866AJC-G Rochester Electronics LLC SPECIALTY TELECOM CIRCUIT, PQCC20, ROHS COMPLIANT, PLASTIC, LCC-20 Visit Rochester Electronics LLC Buy
    AM7992BPC Rochester Electronics LLC Manchester Encoder/Decoder, PDIP24, PLASTIC, DIP-24 Visit Rochester Electronics LLC Buy

    HIGIG SPECIFICATION Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    higig specification

    Abstract: higig2
    Text: HiGig Ethernet MAC Page 1 of 2 Home > Products > Intellectual Property > Lattice IP Cores > HiGig Ethernet MAC HiGig MAC Overview The HiGig™ MAC transmits and receives data between a host processor and a HiGig™ / Ethernet network that enables networking customers to add features like quality of service QoS , port trunking,


    Original     		PDF

    higig specification

    Abstract: "higig header" BCM56800 bcm pause frame rdbgc0 higig protocol overview IR9216 broadcom bcm BCM0 BCM 10G
    Text: LatticeSC/M Broadcom XAUI/HiGig 10 Gbps Physical Layer Interoperability Over CX-4 August 2007 Technical Note TN1155 Introduction This technical note describes a physical layer 10-Gigabit Ethernet and HiGig 10 Gbps interoperability test between a LatticeSC/M device and the Broadcom BCM56800 network switch. The test was limited to the physical


    Original     		PDF TN1155 10-Gigabit BCM56800 1-800-LATTICE higig specification "higig header" bcm pause frame rdbgc0 higig protocol overview IR9216 broadcom bcm BCM0 BCM 10G

    "higig header"

    Abstract: higig specification higig protocol overview TN1154 cx4 to sma BCM56802 higig pause frame ir9216 BROADCOM higig2
    Text: LatticeSC/M Broadcom HiGig+ 12 Gbps Physical Layer Interoperability Over CX-4 August 2007 Technical Note TN1154 Introduction This technical note describes a physical layer HiGig+ 12 Gbps interoperability test between a LatticeSC/M device and the Broadcom BCM56802 network switch. The test was limited to the physical layer up to XGMII of the 10


    Original     		PDF TN1154 BCM56802 1-800-LATTICE "higig header" higig specification higig protocol overview TN1154 cx4 to sma higig pause frame ir9216 BROADCOM higig2

    higig specification

    Abstract: rdbgc0 BCM56580 cx4 to sma GMII layout bcm pause frame 1000BASE-X GR-255 BCM5658 BCM0
    Text: LatticeSC/M Broadcom 2.5 GbE Physical Layer Interoperability Over CX-4 August 2007 Technical Note TN1156 Introduction This technical note describes a 1000BASE-X physical layer Gigabit Ethernet interoperability test between a LatticeSC/M device and the Broadcom BCM56580 network switch. The test was limited to the physical layer up to


    Original     		PDF TN1156 1000BASE-X BCM56580 1-800-LATTICE higig specification rdbgc0 cx4 to sma GMII layout bcm pause frame GR-255 BCM5658 BCM0

    Broadcom switch cli

    Abstract: higig specification Broadcom switch SDK "higig header" marking code BROADCOM BCM5690 sdk BCM5444 BCM5680 BCM95670K8 BCM5690
    Text: WHITE PAPER A Scalable Approach to Gigabit Ethernet Switch Design 06/27/02 16215 Alton Parkway • P.O. Box 57013 • Irvine, California 92619-7013 • Phone: 949-450-8700 • Fax: 949-450-8710 REVISION HISTORY Revision # Date Change Description 567x_569x-WP100-R


    Original     		PDF 569x-WP100-R BCM567x/BCM569x Broadcom switch cli higig specification Broadcom switch SDK "higig header" marking code BROADCOM BCM5690 sdk BCM5444 BCM5680 BCM95670K8 BCM5690

    higig specification

    Abstract: BCM56800 redirectpbmp GTPK 0080D 1000BASE-X 0x00000000001fffff broadcom bcm BCM0
    Text: LatticeSC/M 2.5GbE Physical/MAC Layer Interoperability Over CX-4 October 2007 Technical Note TN1164 Introduction This technical note describes a 1000BASE-X physical/MAC layer Gigabit Ethernet GbE interoperability test between a LatticeSC/M device and the Broadcom BCM56800 network switch.


    Original     		PDF TN1164 1000BASE-X BCM56800 1-800-LATTICE higig specification redirectpbmp GTPK 0080D 0x00000000001fffff broadcom bcm BCM0

    SGMII PCIE bridge

    Abstract: RGMII to SGMII bridge SGMII RGMII bridge StrataXGS EVALUATION BOARD 88E1111 Marvell 88E1111 mdio 88E1111 jumbo GMII Marvell PHY 88E1111 Datasheet 88e1111 mii fpga ethernet sgmii
    Text: f u l l y t e s t e d a n d i n t e r o p e r a b l e Lattice Ethernet Solutions Ready-to-Use Ethernet Portfolio Lattice provides customers with low cost and low power programmable solutions that are ready-to-use right out of the box. A full suite of tested and interoperable solutions is available for Ethernet


    Original     		PDF 10GbE, 1-800-LATTICE LatticeMico32, I0194B SGMII PCIE bridge RGMII to SGMII bridge SGMII RGMII bridge StrataXGS EVALUATION BOARD 88E1111 Marvell 88E1111 mdio 88E1111 jumbo GMII Marvell PHY 88E1111 Datasheet 88e1111 mii fpga ethernet sgmii

    higig2 frame format

    Abstract: "higig header" EZchip higig2 higig specification verilog code for spi4.2 to fifo higig pause frame marvell 618 datasheet pt36C 0x00900
    Text: LatticeSCM XAUI to SPI4.2 July 2008 Reference Design RD1033 Introduction The XAUI to SPI4.2 X2S4 Bridge reference design is a cost-effective system solution for bridging SPI4.2 based network processors and 10G/10G+ Ethernet switching devices. On the XAUI side, the X2S4 optionally supports the


    Original     		PDF RD1033 10G/10G+ 12Gbps RD1033. higig2 frame format "higig header" EZchip higig2 higig specification verilog code for spi4.2 to fifo higig pause frame marvell 618 datasheet pt36C 0x00900

    BCM56800

    Abstract: higig specification ethernet BCM Gigabit LFSC3GA25E 1000BASE-X higig pause frame cx4 to sma bcm pause frame 1gbps serdes
    Text: LatticeSC/M Broadcom 1-Gigabit Ethernet Physical Layer Interoperability Over CX-4 August 2007 Technical Note TN1157 Introduction This technical note describes a 1000BASE-X physical layer Gigabit Ethernet interoperability test between a LatticeSC/M device and the Broadcom BCM56800 network switch. The test was limited to the physical layer up to


    Original     		PDF TN1157 1000BASE-X BCM56800 1-800-LATTICE higig specification ethernet BCM Gigabit LFSC3GA25E higig pause frame cx4 to sma bcm pause frame 1gbps serdes

    VCO 100mhz

    Abstract: CRC-16 CRC-32 pci express lcrc CRC-16 and CRC-32 Ethernet LFSC115 LFSC15
    Text: E x t r e m e P e r f o r m a n c e P r o g r a m m a b l e S y s t e m - ON - A - C h i p LatticeSC FPGA Family Innovation, Integration, and PURESPEED The LatticeSC™ System Chip family of FPGAs combines a high-performance FPGA fabric, 3.8Gbps SERDES and PCS,


    Original     		PDF I0181F VCO 100mhz CRC-16 CRC-32 pci express lcrc CRC-16 and CRC-32 Ethernet LFSC115 LFSC15

    CORE i3 ARCHITECTURE

    Abstract: pin configuration of i3 processor verilog code for lvds driver verilog SATA EP2AGX260 vhdl code for lvds driver EP2AGX45 ubga higig protocol overview EP2AGX190 EP2AGX65
    Text: 1. Arria II GX Device Family Overview AIIGX51001-3.0 The Arria II GX device family is designed specifically for ease-of-use. The cost-optimized, 40-nm device family architecture features a low-power, programmable logic engine and streamlined transceivers and I/Os. Common


    Original     		PDF AIIGX51001-3 40-nm CORE i3 ARCHITECTURE pin configuration of i3 processor verilog code for lvds driver verilog SATA EP2AGX260 vhdl code for lvds driver EP2AGX45 ubga higig protocol overview EP2AGX190 EP2AGX65

    bcm pause frame

    Abstract: BCM56800 1000BASE-X h89e Lattice ECP3 88E111* application cx4 loopback connector redirectpbmp 88E1111 PHY registers map higig pause frame
    Text: LatticeECP3 and Broadcom 1 GbE 1000BASE-X Physical/MAC Layer Interoperability July 2010 Technical Note TN1217 Introduction This technical note describes a 1000BASE-X physical/MAC layer Gigabit Ethernet interoperability test between a LatticeECP3 device and the Broadcom BCM56800 network switch.


    Original     		PDF 1000BASE-X) TN1217 1000BASE-X BCM56800 bcm pause frame h89e Lattice ECP3 88E111* application cx4 loopback connector redirectpbmp 88E1111 PHY registers map higig pause frame

    h945

    Abstract: H944 transistor h945 h965 h946 H948 IR1518 BCM56800 h945 transistor H808
    Text: LatticeECP3 and Broadcom 10 Gbps Physical/MAC Layer Interoperability July 2010 Technical Note TN1218 Introduction This technical note describes a Physical/MAC layer 10-Gigabit Ethernet interoperability test between a LatticeECP3 device and the Broadcom BCM56800 network switch. The test exercises the Physical/MAC layer


    Original     		PDF TN1218 10-Gigabit BCM56800 h945 H944 transistor h945 h965 h946 H948 IR1518 h945 transistor H808

    CORE i3 ARCHITECTURE

    Abstract: vhdl code CRC for lte higig specification vhdl code for lvds driver 16 bit Array multiplier code in VERILOG EP2AGX190 xaui xgmii ip core altera CPRI CDR mini-lvds spec LVDS ip
    Text: 1. Overview for the Arria II Device Family July 2012 AIIGX51001-4.4 AIIGX51001-4.4 The Arria II device family is designed specifically for ease-of-use. The cost-optimized, 40-nm device family architecture features a low-power, programmable logic engine and streamlined transceivers and I/Os. Common


    Original     		PDF AIIGX51001-4 40-nm CORE i3 ARCHITECTURE vhdl code CRC for lte higig specification vhdl code for lvds driver 16 bit Array multiplier code in VERILOG EP2AGX190 xaui xgmii ip core altera CPRI CDR mini-lvds spec LVDS ip

    msan configuration

    Abstract: spartan 3a higig specification SPARTAN-3A EP3C10 EP3C16 EP3C25 EP3C40 procket networks LP Technology
    Text: White Paper Developing MSAN Equipment Using Low-Cost FPGAs Introduction In this paper, we will look at the trends in the multi-service access node MSAN equipment market that are forcing developers to re-examine the architectures they have used in the past, as well as driving more and more MSAN


    Original     		PDF 10-Gbps msan configuration spartan 3a higig specification SPARTAN-3A EP3C10 EP3C16 EP3C25 EP3C40 procket networks LP Technology

    Stratix PCI

    Abstract: higig specification TSMC 40nm SRAM EP4SE820 FBGA 1760 higig EP4SGX70 F1517 ep4se530h40 xaui xgmii ip core altera
    Text: 1. Stratix IV Device Family Overview SIV51001-3.0 Altera Stratix® IV FPGAs deliver a breakthrough level of system bandwidth and power efficiency for high-end applications, allowing you to innovate without compromise. Stratix IV FPGAs are based on the Taiwan Semiconductor


    Original     		PDF SIV51001-3 40-nm 376res" Stratix PCI higig specification TSMC 40nm SRAM EP4SE820 FBGA 1760 higig EP4SGX70 F1517 ep4se530h40 xaui xgmii ip core altera

    EP4SE

    Abstract: FBGA 1760 EP4SGX ordering information 3G-SDI serializer CMOS applications handbook DDR SDRAM HY EP4SE230 EP4SE820 L1 F45 EP4SGX70
    Text: 1. Stratix IV Device Family Overview SIV51001-3.1 Altera Stratix® IV FPGAs deliver a breakthrough level of system bandwidth and power efficiency for high-end applications, allowing you to innovate without compromise. Stratix IV FPGAs are based on the Taiwan Semiconductor


    Original     		PDF SIV51001-3 40-nm EP4SE FBGA 1760 EP4SGX ordering information 3G-SDI serializer CMOS applications handbook DDR SDRAM HY EP4SE230 EP4SE820 L1 F45 EP4SGX70

    fbga -1932

    Abstract: fb h35 EP4SGX180 EP4SE820 EP4S100G5
    Text: 1. Overview for the Stratix IV Device Family September 2012 SIV51001-3.4 SIV51001-3.4 Altera Stratix® IV FPGAs deliver a breakthrough level of system bandwidth and power efficiency for high-end applications, allowing you to innovate without compromise. Stratix IV FPGAs are based on the Taiwan Semiconductor


    Original     		PDF SIV51001-3 40-nm fbga -1932 fb h35 EP4SGX180 EP4SE820 EP4S100G5

    EP4S

    Abstract: EP4S40G5H40 higig specification EP4SGX180 EP4SGX70 ep4sgx230f1517 TSMC 40nm interlaken higig fbga -1932
    Text: 1. Overview for the Stratix IV Device Family February 2011 SIV51001-3.2 SIV51001-3.2 Altera Stratix® IV FPGAs deliver a breakthrough level of system bandwidth and power efficiency for high-end applications, allowing you to innovate without compromise. Stratix IV FPGAs are based on the Taiwan Semiconductor


    Original     		PDF SIV51001-3 40-nm EP4S EP4S40G5H40 higig specification EP4SGX180 EP4SGX70 ep4sgx230f1517 TSMC 40nm interlaken higig fbga -1932

    Untitled

    Abstract: No abstract text available
    Text: 1. Overview for the Stratix IV Device Family June 2011 SIV51001-3.3 SIV51001-3.3 Altera Stratix® IV FPGAs deliver a breakthrough level of system bandwidth and power efficiency for high-end applications, allowing you to innovate without compromise. Stratix IV FPGAs are based on the Taiwan Semiconductor


    Original     		PDF SIV51001-3 40-nm

    CCPD 33 CB 100MHz

    Abstract: 66DPA
    Text: Section I. Stratix IV Device Datasheet This section includes the following chapters: • Chapter 1, DC and Switching Characteristics Revision History Refer to each chapter for its own specific revision history. For information on when each chapter was updated, refer to the Chapter Revision Dates section, which appears


    Original     		PDF SIV54001-4 CCPD 33 CB 100MHz 66DPA

    TPW192

    Abstract: VCS9138 EZchip PM5397 gpon ezchip TPX3100 TPX3103 TPX3104 TPW48 SDH -209
    Text: White Paper Enabling Ethernet-Over-NG-SONET/SDH Solutions for MSPP Linecards The combination of Altera’s Arria II GX family and TPACK’s 2.5-Gbps/10-Gbps Ethernet-over-SONET/SDH and 10-Gbps/20-Gbps switch/NPU solutions meet the requirements of next-generation MSPP linecards and maintain


    Original     		PDF 5-Gbps/10-Gbps 10-Gbps/20-Gbps TPW192 VCS9138 EZchip PM5397 gpon ezchip TPX3100 TPX3103 TPX3104 TPW48 SDH -209

    HD-SDI over sdh

    Abstract: OC48 SSTL-15 SSTL-18 Tables 29 - 43 of the SAS-2.1 Xlaui
    Text: 1. DC and Switching Characteristics September 2010 SIV54001-4.4 SIV54001-4.4 Electrical Characteristics This chapter covers the electrical and switching characteristics for Stratix IV devices. Electrical characteristics include operating conditions and power consumption.


    Original     		PDF SIV54001-4 HD-SDI over sdh OC48 SSTL-15 SSTL-18 Tables 29 - 43 of the SAS-2.1 Xlaui

    ddr3 sata controller

    Abstract: OC48 SSTL-15 SSTL-18 DFE EQUALIZER ERROR SCRAMBLE
    Text: Section I. Device Datasheet and Addendum for Stratix IV Devices This section includes the following chapters: • Chapter 1, DC and Switching Characteristics for Stratix IV Devices ■ Chapter 2, Addendum to the Stratix IV Device Handbook Revision History


    Original     		PDF