M14D5121632A Search Results

M14D5121632A Price and Stock

Filter by Manufacturer


Elite Semiconductor Memory Technology Inc M14D5121632A -2.5BG2K
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
Bristol Electronics	M14D5121632A -2.5BG2K		18			1 - 10 - 100 - 1000 - 10000 -	Get Quote
Elite Semiconductor Memory Technology Inc M14D5121632A25B Electronic Component
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
ComSIT USA	M14D5121632A25B		33			1 - 10 - 100 - 1000 - 10000 -	Get Quote
Elite Semiconductor Memory Technology Inc M14D5121632A-2.5BG2K
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
Win Source Electronics	M14D5121632A-2.5BG2K		22,525			1 - 10 - 100 $1.7579 1000 $1.5073 10000 $1.5073	Buy Now
Elite Semiconductor Memory Technology Inc M14D5121632A-2.5BG2A DDR2 512MB 32MX16 400MHZ BGA
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
Win Source Electronics	M14D5121632A-2.5BG2A		2,985			1 - 10 - 100 $2.9129 1000 $2.6115 10000 $2.6115	Buy Now

M14D5121632A Datasheets Context Search

Catalog Datasheet	Type	Document Tags	PDF
Contextual Info: ESMT M14D5121632A 2H Operation Temperature Condition (TC) -40°C~95°C DDR II SDRAM 8M x 16 Bit x 4 Banks DDR II SDRAM Features z JEDEC Standard z VDD = 1.8V ± 0.1V, VDDQ = 1.8V ± 0.1V z VDD = 1.75V ~ 1.9V, VDDQ = 1.75V ~ 1.9V (for speed grade -1.8) z	Original	M14D5121632A	PDF
M14D5121632A Contextual Info: ESMT M14D5121632A 2K DDR II SDRAM 8M x 16 Bit x 4 Banks DDR II SDRAM Features  JEDEC Standard  VDD = 1.8V ± 0.1V, VDDQ = 1.8V ± 0.1V  Internal pipelined double-data-rate architecture; two data access per clock cycle  Bi-directional differential data strobe (DQS, DQS ); DQS can be disabled for single-ended data strobe operation.	Original	M14D5121632A M14D5121632A	PDF
M14D512 Abstract: M14D5121632A M14D5121 M14D5121632A -2.5B CKE 2009 MAKING A10 BGA DDR2-667 emrs3 Contextual Info: ESMT M14D5121632A Operation Temperature Condition TC -40°C~95°C DDR II SDRAM 8M x 16 Bit x 4 Banks DDR II SDRAM Features z JEDEC Standard z VDD = 1.8V ± 0.1V, VDDQ = 1.8V ± 0.1V z Internal pipelined double-data-rate architecture; two data access per clock cycle	Original	M14D5121632A M14D512 M14D5121632A M14D5121 M14D5121632A -2.5B CKE 2009 MAKING A10 BGA DDR2-667 emrs3	PDF
M14D5121632A Abstract: M14D512 M14D5121632A -2.5B DDR2-667 DDR2-800 M14D M14D5121 Contextual Info: ESMT M14D5121632A DDR II SDRAM 8M x 16 Bit x 4 Banks DDR II SDRAM Features z JEDEC Standard z VDD = 1.8V ± 0.1V, VDDQ = 1.8V ± 0.1V z Internal pipelined double-data-rate architecture; two data access per clock cycle z Bi-directional differential data strobe DQS, /DQS ; /DQS can be disabled for single-ended data strobe operation.	Original	M14D5121632A M14D5121632A M14D512 M14D5121632A -2.5B DDR2-667 DDR2-800 M14D M14D5121	PDF
Contextual Info: ESMT Preliminary M14D5121632A (2K) DDR II SDRAM 8M x 16 Bit x 4 Banks DDR II SDRAM Features  JEDEC Standard  VDD = 1.8V ± 0.1V, VDDQ = 1.8V ± 0.1V  Internal pipelined double-data-rate architecture; two data access per clock cycle  Bi-directional differential data strobe (DQS, DQS ); DQS can be disabled for single-ended data strobe operation.	Original	M14D5121632A	PDF
M14D5121632A Abstract: M14D512 Contextual Info: ESMT Preliminary M14D5121632A (2T) DDR II SDRAM 8M x 16 Bit x 4 Banks DDR II SDRAM Features z JEDEC Standard z VDD = 1.8V ± 0.1V, VDDQ = 1.8V ± 0.1V z Internal pipelined double-data-rate architecture; two data access per clock cycle z Bi-directional differential data strobe (DQS, DQS ); DQS can be disabled for single-ended data strobe operation.	Original	M14D5121632A M14D5121632A M14D512	PDF
Contextual Info: ESM T M14D5121632A 2H Automotive Grade DDR II SDRAM 8M x 16 Bit x 4 Banks DDR II SDRAM Features JEDEC Standard VDD = 1.8V 0.1V, VDDQ = 1.8V 0.1V Internal pipelined double-data-rate architecture; two data access per clock cycle Bi-directional differential data strobe (DQS, DQS ); DQS can be disabled for single-ended data strobe operation.	Original	M14D5121632A	PDF
Contextual Info: ESMT M14D5121632A 2H DDR II SDRAM 8M x 16 Bit x 4 Banks DDR II SDRAM Features z JEDEC Standard z VDD = 1.8V ± 0.1V, VDDQ = 1.8V ± 0.1V z VDD = 1.75V ~ 1.9V, VDDQ = 1.75V ~ 1.9V (for speed grade -1.8) z Internal pipelined double-data-rate architecture; two data access per clock cycle	Original	M14D5121632A	PDF
M14D5121632A Contextual Info: ESMT M14D5121632A 2H Automotive Grade DDR II SDRAM 8M x 16 Bit x 4 Banks DDR II SDRAM Features z JEDEC Standard z VDD = 1.8V ± 0.1V, VDDQ = 1.8V ± 0.1V z Internal pipelined double-data-rate architecture; two data access per clock cycle z Bi-directional differential data strobe (DQS, DQS ); DQS can be disabled for single-ended data strobe operation.	Original	M14D5121632A	PDF
Contextual Info: ESM T M14D5121632A 2H DDR II SDRAM 8M x 16 Bit x 4 Banks DDR II SDRAM Features JEDEC Standard VDD = 1.8V 0.1V, VDDQ = 1.8V 0.1V VDD = 1.75V ~ 1.9V, VDDQ = 1.75V ~ 1.9V (for speed grade -1.8) Internal pipelined double-data-rate architecture; two data access per clock cycle	Original	M14D5121632A	PDF
M14D5121632A Contextual Info: ESMT M14D5121632A 2C DDR II SDRAM 8M x 16 Bit x 4 Banks DDR II SDRAM Features z JEDEC Standard z VDD = 1.8V ± 0.1V, VDDQ = 1.8V ± 0.1V z Internal pipelined double-data-rate architecture; two data access per clock cycle z Bi-directional differential data strobe (DQS, DQS ); DQS can be disabled for single-ended data strobe operation.	Original	M14D5121632A M14D5121632A	PDF
Contextual Info: ESM T M14D5121632A 2H Operation Temperature Condition (TC) -40°C~95°C DDR II SDRAM 8M x 16 Bit x 4 Banks DDR II SDRAM Features JEDEC Standard VDD = 1.8V 0.1V, VDDQ = 1.8V 0.1V VDD = 1.75V ~ 1.9V, VDDQ = 1.75V ~ 1.9V (for speed grade -1.8) Internal pipelined double-data-rate architecture; two data access per clock cycle	Original	M14D5121632A	PDF
Contextual Info: ESM T M14D5121632A 2C DDR II SDRAM 8M x 16 Bit x 4 Banks DDR II SDRAM Features JEDEC Standard VDD = 1.8V 0.1V, VDDQ = 1.8V 0.1V Internal pipelined double-data-rate architecture; two data access per clock cycle Bi-directional differential data strobe (DQS, DQS ); DQS can be disabled for single-ended data strobe operation.	Original	M14D5121632A	PDF
Contextual Info: ESMT M14D5121632A 2K DDR II SDRAM 8M x 16 Bit x 4 Banks DDR II SDRAM Features  JEDEC Standard  VDD = 1.8V ± 0.1V, VDDQ = 1.8V ± 0.1V  Internal pipelined double-data-rate architecture; two data access per clock cycle  Bi-directional differential data strobe (DQS, DQS ); DQS can be disabled for single-ended data strobe operation.	Original	M14D5121632A	PDF