MODE 5 IFF Search Results
MODE 5 IFF Result Highlights (1)
Part | ECAD Model | Manufacturer | Description | Download | Buy |
---|---|---|---|---|---|
SN65CML100DGK |
![]() |
1.5-Gbps LVDS/LVPECL/CML-to-CML Translator/Repeater 8-VSSOP -40 to 85 |
![]() |
![]() |
MODE 5 IFF Datasheets Context Search
Catalog Datasheet | Type | Document Tags | |
---|---|---|---|
kiv-77
Abstract: Kir-1c DOD AIMS 03-1000A AIMS 03-1000A kiv-78 diode KIV 63 KIR 1C KIT-1c AC45TS-CNTR IFF-45TS
|
Original |
IFF-45TS KIV-77) KIV78) kiv-77 Kir-1c DOD AIMS 03-1000A AIMS 03-1000A kiv-78 diode KIV 63 KIR 1C KIT-1c AC45TS-CNTR | |
kiv-77
Abstract: Kir-1c AIMS 03-1000A KIT-1c kiv-78 KIR 1C diode KIV 63 IFF-45TS KIT-1A KIV-6
|
Original |
IFF-45TS KIV-77) KIV78) kiv-77 Kir-1c AIMS 03-1000A KIT-1c kiv-78 KIR 1C diode KIV 63 KIT-1A KIV-6 | |
TCM320AC56
Abstract: TCM320AC57
|
OCR Scan |
TCM320AC56, TCM320AC57 SLWS016-JUNE 13-Bit TCM320AC56 16-kHz TCM320AC56 TCM320AC57 | |
S8606
Abstract: Z80 CPU Z80 40 pin Z80CPU generator microprocessor Z80 z80 microprocessor family z80 timing diagram T6497 Z84C00 z80 microprocessor
|
OCR Scan |
T6497 T6497 Z84C00) RST02 S8606 Z80 CPU Z80 40 pin Z80CPU generator microprocessor Z80 z80 microprocessor family z80 timing diagram Z84C00 z80 microprocessor | |
Contextual Info: RF2461 Preliminary &'0$ 0 /2: 12,6 $03/,),(50,;(5 0+] '2:1&219(57(5 7\SLFDO $SSOLFDWLRQV • CDMA/FM Cellular Systems • General Purpose Downconverter • Supports Dual-Mode AMPS/CDMA • Commercial and Consumer Systems • Supports Dual-Mode TACS/JCDMA |
Original |
RF2461 RF2461 -10dBm | |
M5M417405
Abstract: M5M417405CJ
|
OCR Scan |
16777216-BIT 4194304-WORD M5M417405CJ M5M417405 | |
KD1013Contextual Info: DATA SHEET MOS INTEGRATED CIRCUIT ¿¿PD4 2 1 1 6 5 1 M-BIT DYNAMIC RAM 64K-WORD BY 16-BIT, HYPER PAGE MODE EDO , BYTE READ/WRITE MODE Description The /¿PD421165 is a 65,536 words by 16 bits CM OS dynam ic RAM with optional hyper page mode (EDO). Hyper page mode (EDO) is a kind of the page mode and is useful for the read operation. |
OCR Scan |
64K-WORD 16-BIT, uPD421165 PD421165 44-pin 40-pin KD1013 | |
Contextual Info: Thn% HEWLETT W lfÎM PACKARD 1 .5 -2 .5 GHz Upconverter/ Downconverter Technical Data HPMX-5001 F eatures Plastic TQFP-32 Package • 2.7 V Single Supply Voltage • Low Pow er Consumption 6 0 mA in Transmit Mode, 39 mA in R eceive Mode Typical • 2 dBm Typical Transmit |
OCR Scan |
HPMX-5001 TQFP-32 HPMX-5002 HPMX-5001 4447SA4 | |
Contextual Info: 19-2922; Rev 1; 5/04 KIT ATION EVALU E L B AVAILA 6 5 M sps, 1 2 -Bit , I F Sa m pling ADC ♦ Excellent Dynamic Performance 66.8dB SNR at fIN = 175MHz 79.7dBc SFDR at fIN = 175MHz ♦ 3.3V Low-Power Operation 314mW Single-Ended Clock Mode 340mW (Differential Clock Mode) |
Original |
175MHz 314mW 340mW 40-Pin T4866-1. MAX1211 T4066-3. | |
Contextual Info: DATA SHEET NEC MOS INTEGRATED CIRCUIT /¿ P D 4 2 16 4 0 5 16 M-BIT DYNAMIC RAM 4 M-WORD BY 4-BIT, HYPER PAGE MODE DESCRIPTION The /¿PD4216405 is a 4 194 304 words by 4 bits dynamic CMOS RAM with optional hyper page mode. Hyper page mode is a kind of the page mode and is useful for the read operation. |
OCR Scan |
uPD4216405 jxPD4216405 26-pin cycles/64 //PD4216405-50 673t8 016tS 008tooo2 jjPD42 | |
Q1900Contextual Info: Q1900 VITERBI/TRELLIS DECODER FEATURES • Viterbi Mode Rates V3 , V2 , 3/ a and 7M • Data Rates up to 30 Mbps for Viterbi Mode and • Trellis Mode Rates 2/3 and 3/4 • Full Duplex Encode and Decode in Both Viterbi and Trellis Modes • Large Coding Gains at Eb/No of 10 5 |
OCR Scan |
Q1900 16-PSK) 84-pin Q1900 | |
740560Contextual Info: DATA SHEET NEC / MOS INTEGRATED CIRCUIT ju P D 4 2 S 1 7 4 0 5 , 4 2 1 7 4 0 5 / 16 M-BIT DYNAMIC RAM 4M -W O RD BY 4-BIT, HYPER PAGE MODE EDO Description The /iP D 42S 17405,4217405 are 4,194,304 words by 4 bits CMOS dynam ic RAMs with optional hyper page mode |
OCR Scan |
42S17405 42S17405, 26-pin 740560 | |
nec 7805
Abstract: JIS F 7805 4217805
|
OCR Scan |
42S17805, 28-pin uPD42S17805-60 uPD4217805-60 uPD42S17805-70 uPD4217805-70 043t8 juPD42S17805 iPD42S1 nec 7805 JIS F 7805 4217805 | |
Contextual Info: TCM29C13M COMBINED SINGLE-CHIP PCM CODEC AND FILTER D3324, SEPTEMBER 1989 • Reliable Silicon-Gate CMOS Technology • Low Power Consumption: Operating Mode . . . 80 mW Typical Power-Down Mode . . . 5 mW Typical J PACKAGE [TOP VIEW Excellent Power Supply Rejection Ratio Over |
OCR Scan |
TCM29C13M D3324, | |
|
|||
Contextual Info: DATA SHEET NEC / / /¿ P D 4 2 S 1 6 4 0 5 , 4 2 1 6 4 0 5 MOS INTEGRATED CIRCUIT 16 M-BIT DYNAMIC RAM 4 M-WORD BY 4-BIT, HYPER PAGE MODE EDO D e s c rip tio n The //P D 4 2 S 16 405,4216405 are 4,194,304 words by 4 bits CMOS dynam ic RAMs with optional hyper page mode |
OCR Scan |
26-pin uPD42S16405-50 uPD4216405-50 uPD42Srocesses | |
UC284X
Abstract: uc3842 pin Configuration
|
OCR Scan |
UC1842/3/4/5 UC2842/3/4/5 UC3842/3/4/5 95VAC 130VA z/60Hz) 40kHz 10OmV 100mV UC284X uc3842 pin Configuration | |
Contextual Info: TCM29C26 LOW-POWER VARIABLE-FREQUENCY PCM OR DSP INTERFACE D3567, JULY 1 99 0-R E V IS E D JANUARY 1991 Combined ADC, DAC, and Filters DW OR N PACKAGE TOP VIEW V BB [ Low Power Consumption: Operating Mode . . . 40 mW Typ Power-Down Mode . . . 5 mW Typ RO+ [ |
OCR Scan |
TCM29C26 D3567, | |
buz71aContextual Info: PowerMOS transistor _ N AMER PHILIPS/DISCRETE OLE D BUZ71A • hhS3131 D D m M C H 5 ■ T-3 1 - 1/ May 1987 GENERAL DESCRIPTION N-channel enhancement mode field-effect power transistor in a plastic envelope. The device is intended for use in Switched Mode Power Supplies |
OCR Scan |
BUZ71A hhS3131 O220AB T-39-11 bb53T31 buz71a | |
ucc3800Contextual Info: y INTEGRATED CIRCUITS UCC1800/1/2/3/4/5 UCC2800/1/2/3/4/5 UCC3800/1/2/3/4/5 UNITRODE Low-Power BiCMOS Current-Mode PWM DESCRIPTION FEATURES 100|iA Typical Starting Supply Current 500nA Typical Operating Supply Current Operation to 1MHz The UCC1800/1/2/3/4/5 family of high-speed, low-power Integrated |
OCR Scan |
UCC1800/1/2/3/4/5 UCC2800/1/2/3/4/5 UCC3800/1/2/3/4/5 500nA UCC1800/1/2/3/4/5 UC1842/3/4/5 UCC1805 UCC1800 340Sn ucc3800 | |
208HContextual Info: 1. M echanical Dimensions: 2. S chem atic: ^ -H ± 0.20 3. E lectrical Specifications: C om m on Mode Im pedance: 9 0 0 ± 2 0 % 0 h m s @100MHz D iffe re n tia l Mode im pe d an ce : TBD Rated C u rre n t: 0 .1 2A Max Rated V oltage: 50Vdc DCR: 0 .6 5 Ohm s Max each |
OCR Scan |
100MHz 50Vdc 125Vdc MIL-STD-202G, UL94V-0 E151556 102mm) 208H | |
BUZ73
Abstract: K 3911 transistor "" transistor T0220AB
|
OCR Scan |
BUZ73 T0220AB; D0144b3 BUZ73 T-39-11 K 3911 transistor "" transistor T0220AB | |
Contextual Info: SÔE ]> • HIGH PERFO RM ANCE ANALOG INTEGRATED CIRCUITS EL4083/4084 élantec 31ETSS7 GüG5b4b 5Ô1 H E L A EL4083/4084 Cumrnt Mode Four Quadrant Multiplier ELANTEC INC 'T-45-0'7 F eatu res G eneral D escrip tion • Novel current mode design Virtual ground current summing |
OCR Scan |
EL4083/4084 31ETSS7 T-45-0 EL4083 | |
TA7227P
Abstract: TA7227 1DTP TA72 oh140
|
OCR Scan |
01t113 TA7227P TA7227P TA7227 1DTP TA72 oh140 | |
Contextual Info: TOSHIBA INSULATED GATE BIPOLAR TRANSISTOR MG25J6ES42 Unit in mm High Power Switching Applications Motor Control Applications 92.7W 1.6 • The Electrodes are Isolated from Case. 5 .5 Ì0 .3 its. • 6 IGBTs are Built Into 1 Package. M ±0 3 • Enhancement-Mode |
OCR Scan |
MG25J6ES42 PW03270796 |