ONPOW Search Results

doz 112

Abstract: V2000G 235L
Contextual Info: SIEM EN S 3.3V 2M x 64-Bit SDRAM Module 3.3V 2M x 72-Bit SDRAM Module HYS64V2000GU HYS72V2000GU 168 pin unbuffered DIMM Modules Prelim inary Information • 168 Pin JEDEC Standard, Unbuffered 8 Byte Dual-ln-Line SDRAM Module • 1 bank 2M x 64, 2M x 72 organisation

Contextual Info: IBM13M13734BCA 128M x 72 2-Bank Registered SDRAM Module Features • 168-Pin Registered 8-Byte Dual In-Line Memory Module • 128Mx72 Synchronous DRAM DIMM -75A : R eg: : DIMM CAS Latency : f CK ; Clock Frequency ; Clock Cycle IW : | Clock Access Tim e j Units ;

Contextual Info: =• = IBM13M13734BCA Preliminary 128M x 72 2-Bank Registered SDRAM Module Features • 168-Pin Registered 8-Byte Dual In-Line Memory Module • 128Mx72 Synchronous DRAM DIMM -75A . | Reg- | DIMM CAS Latency

z84c50

Contextual Info: PRELIMINARY PRODUCT SPECIFICATION < £ S L O E Z84C50 J une 1989 Z80 RAM 80 Z80 CPU/2K SRAM FEATURES • Z80 CPU 2K Static RAM ■ Powerful set of 158 instructions ■ Wait State Generator for external memory ■ ■ Low power consumption TBD Typ (5V.10 MHz under RUN mode)

Contextual Info: V I S H AY I N T E R T E C H N O L O G Y, I N C . THIN FILM CHIP RESISTORS Resistors – High-Temperature AEC-Q200 Qualified PAT T Series Precision Automotive High-Temperature 155 °C at Full Rated Power Thin Film Chip Resistor, AEC-Q200 Qualified KEY BENEFITS

ICS5300

Abstract: FBIR1
Contextual Info: ICS5300 GENDAC Integrated A Circuit Systems, Inc. Preliminary 8-bit Integrated Clock-LUT-DAC General Description Features The ICS5300 GENDAC is a combination of dual program ­ m able clock generators, a 256 x 18-bit RAM, and a triple 8-bit video DAC. The GENDAC supports 8-bit pseudo

0364404CT3C

Abstract: 0364164PT3C-10 0364804CT3C 0364164PT3C-360 03644B 0364804CT3C-260 0364804PT3C-10 0364804CT3C-360
Contextual Info: IBM0364404 IBM0364804 IBM0364164 IBM03644B4 Advanced 64Mb Synchronous DRAM - Die Revision C Features • Multiple Burst Read with Single Write Option • Automatic and Controlled Precharge Command • High Performance: fcK I Clock Frequency -80, C L= 3 | 125

Contextual Info: AL1024ULXR Power Supply/Charger Rev.฀DSAL1024ULXR_02152013 Overview ฀ into฀a฀single฀24VDC฀฀n฀ on-power฀limited฀output. AL1024ULXR Specifications

4715-01

Contextual Info: IBM13N1649NC IBM13N1809NC Preliminary 1M X 64/80 1 Bank Unbuffered SDRAM Module Features • • 168 Pin emerging JEDEC Standard, Unbuffered 8 Byte Dual In-line Memory Module 1Mx64/80 Synchronous DRAM DIMM • Performance: CAS Latency fcK tcK Uc Clock Frequency

Contextual Info: AL1024ULXB Off-line Switching Power Supply/Charger Rev.฀DSAL1024ULXB_11142012 Overview ,฀ 60Hz฀input฀into฀a฀single฀24VDC฀฀n฀ on-power฀limited฀output.

Contextual Info: IBM0364804 IBM0364164 IBM0364404 IBM03644B4 64Mb Synchronous DRAM - Die Revision C Features • Programmable Wrap: Sequential or Interleave • High Performance: -75A, : -260, : -360, : -1 0 , : . . : CL=3 : CL=2 ; CL=3 ; CL=3 ; Unlts : ! 1 00 : fCK : Clock Frequency

Contextual Info: AL1024ULX Power Supply/Charger Rev.฀DSAL1024ULX_02152013 Overview ฀ a฀single฀24VDC฀฀n฀ on-power฀limited฀output. AL1024ULX Specifications Supervision:

intel 80c188

Abstract: 80C188 intel 8086 bus buffering and latching 8086 opcode sheet 15.1 80C188-16 80C186 80C188-12 80c188 application note FC38 80188 application note
Contextual Info: in te i 80C188 CHMOS HIGH INTEGRATION 16-BIT MICROPROCESSOR Direct Addressing Capability to 1 MByte Memory and 64 KByte I/O Completely Object Code Compatible with All Existing 8086/8088 Software and Also Has 10 Additional Instructions over 8086/8088 Complete System Development

Contextual Info: <£ZiIi3G Pr e l im in a r y p r o d u c t S p ec ific a tio n Z84C50 J une 1989 Z80 RAM 80 Z80 CPU/2K SRAM FEATURES • Z80 CPU 2K Static RAM ■ Powerful set of 158 instructions ■ Wait State Generator for external memory ■ Power Interrupt function _

40A 48v charger Schematic Diagram

Abstract: 12v step-down transformer operations files AUTOMATIC ROOM LIGHT CONTROLLER with visitor counter bjt Self-Oscillating Flyback Converters ZVS Royer Self-Oscillating mobile charger 24V 20A SIEMENS battery charger spice model SFH213 fluorescent lamp driver 4W T5 3.1v to 350v ZENER DIODE
Contextual Info: LINEAR TECHNOLOGY NOVEMBER 2000 IN THIS ISSUE… COVER ARTICLE 3MHz Synchronous Boost Regulators Save Critical Board Space in Portable Applications . 1 Mark Jordan Issue Highlights . 2 LTC in the News . 2

intel 80c188

Abstract: 80C188 instruction set 80C188-16 80c188 application note 80C188 80C186 80C188-12 PLCC pin configuration 80c186 Pascal86 order 231369
Contextual Info: in te i 80C188 CHMOS HIGH INTEGRATION 16-BIT MICROPROCESSOR Direct Addressing Capability to 1 MByte Memory and 64 KByte I/O Completely Object Code Compatible with All Existing 8086/8088 Software and Also Has 10 Additional Instructions over 8086/8088 Complete System Development

lg crt monitor circuit diagram

Abstract: LBIT 204 NS32081 NS32CG160 barrel shifter block diagram VCT 492 x LM 3558 symbol
Contextual Info: NOV 1 1 1991 PRELIMINARY July 1991 NS32CG160-15/NS32CG160-20/NSC32CG160-25 32-Bit Integrated System Processor General Description Features The N S32C G 160 is a highly-integrated m em ber of th e Se­ ries 3 2 0 0 0 /E P tm fam ily o f N atio n a l's Em bedded System

Contextual Info: VS26417801 C,VS46417801C 2M,4MX64-Bit SDRAM Module VIS Description The V S 264 17 8 0 1 C and V S 4 6 4 1 7 8 0 1 C are 2M x 64 - bit and 4M x 64 - bit dual - in - line syn ch ro n o u s dynam ic RAM m odule D R A M V G 3617801C T , (D IM M ). and each It

Contextual Info: ZILOG INC LIE D TRfiMOMB DDEMfl'IS H E «ZIL PRELIMINARY PRODUCT SPECIFICATION < $ 3 1 1 3 5 Z84C50 June 1989 Z80 RAM 80 Z80 CPU/2K SRAM FEATURES • Z80 CPU 2K Static RAM ■ Powerful set of 158 instructions ■ Wait State Generator for external memory ■ Power Interrupt function

HEF4047BP

Abstract: advantages of astable multivibrator HEF4047BT HEF4047B HEF4047BD astable multivibrator with transistor
Contextual Info: HEF4047B MSI MONOSTABLE/ASTABLE MULTIVIBRATOR The HEF4047B consists o f a gatable astable multivibrator with logic techniques incorporated to permit positive or negative edge-triggered monostable multivibrator action with retriggering and external count­

Contextual Info: TEA1752T; TEA1752LT GreenChip III SMPS control IC Rev. 02 — 24 June 2010 Product data sheet 1. General description The GreenChip III is the third generation of green Switched Mode Power Supply SMPS controller ICs. The TEA1752T and TEA1752LT combine a controller for Power Factor

Contextual Info: CML Microcircuits COMMUNICATION SEMICONDUCTORS CMX7031 and CMX7041 Two-Way Radio Processor ICs INV/Two-Way/7031_7041/1 www.cmlmicro.com - The platform approach to saving time, cost, space and resources in two-way radio designs Features DAC Outputs ADC Inputs

Contextual Info: IDT70825S/L HIGH SPEED 128K 8K X 16 BIT SEQUENTIAL ACCESS RANDOM ACCESS MEMORY (SARAM ) Integrated Device Technology, Inc. FEATURES: • High-speed access - Military: 35/45ns (max.) - Commercial: 20/25/35/45ns (max.) • Low-power operation - IDT70825S

MBTA42

Abstract: 12p sot-23
Contextual Info: WILLAS FM120-M+ THRU MMBTA4xLT1 FM1200-M+ 1.0A SURFACE MOUNT SCHOTTKY BARRIER RECTIFIERS -20V- 200V High Voltage Transistors Pb Free Product SOD-123+ PACKAGE Package outline Features • Batch process design, excellent power dissipation offers better reverse leakage current and thermal resistance.