PS2187 Search Results

bfp mark diode

Abstract: 32-bit adder PS2187 PDSP16330 plessey logic diagram to setup adder and subtractor using PDSP16116 IC to design 2 by 2 binary multiplier PDSP1601 PDSP16318 YR13
Contextual Info: APR IL 1989 < Ä j P L E S S E Y Sem iconductors. P D S P 1 6 1 1 6 16 BY 16 BIT COMPLEX MULTIPLIER SUPERSEDES EDITION IN JU L Y 1988 DSP 1C HANDBOOK The PDSP16116 will multiply two complex (16+16) bit words every 100ns and can be configured to output the

Contextual Info: APRIL 1989 Ä PLESSEY W S em ico n d u cto rs. P D S P 16116 16 BY 16 BIT COMPLEX MULTIPLIER SUPERSEDES EDITION IN JULY 1988 DSP 1C HANDBOOK The PDSP16116 will multiply two complex (16+16) bit words every 100ns and can be configured to output the complete complex (32+32) bit result within a single cycle. The