SA8F Search Results
SA8F Datasheets Context Search
Catalog Datasheet | Type | Document Tags | |
---|---|---|---|
IC 7106
Abstract: IC1 723 N13T1 I431 telcordia
|
Original |
DS3100 GR1244, GR-253, IC 7106 IC1 723 N13T1 I431 telcordia | |
IC 7106Contextual Info: DS3100 Stratum 3/3E Timing Card IC www.maxim-ic.com GENERAL DESCRIPTION FEATURES When paired with an external TCXO or OCXO, the DS3100 is a complete central timing and synchronization solution for SONET/SDH network elements. With two multiprotocol BITS/SSU receivers |
Original |
DS3100 GR1244, GR-253, freq64) IC 7106 | |
E1210
Abstract: JT-G704 JT-G703 JT-G706 MT9072 MT9072AB MT9072AV PUB43801 PCM24 Y230
|
Original |
MT9072 IEEE-1149 MT9072AB MT9072AV MT9072 E1210 JT-G704 JT-G703 JT-G706 MT9072AB MT9072AV PUB43801 PCM24 Y230 | |
Contextual Info: MT9072 Octal T1/E1/J1 Framer Advance Information DS5063 Features • • Eight fully independent, T1/E1/J1 framers 3.3V supply with 5V tolerant inputs • Selectable 2.048 Mbit/s or 8.192 Mbit/s serial buses for both data and signaling • • Framing Modes: |
Original |
MT9072 DS5063 IEEE-1149 | |
Contextual Info: MT9072 Octal T1/E1/J1 Framer Advance Information Features • • • • • • • DS5063 Eight fully independent, T1/E1/J1 framers 3.3V supply with 5V tolerant inputs Selectable 2.048 Mbit/s or 8.192 Mbit/s serial buses for both data and signaling Framing Modes: |
Original |
MT9072 DS5063 IEEE-1149 | |
744 043Contextual Info: MT9072 Octal T1/E1/J1 Framer Data Sheet Features • • • • • • • March 2004 Eight fully independent, T1/E1/J1 framers 3.3 V supply with 5 V tolerant inputs Selectable 2.048 Mbit/s or 8.192 Mbit/s serial buses for both data and signaling Framing Modes: |
Original |
MT9072 IEEE-1149 MT9072AB MT9072AV 744 043 | |
Contextual Info: DS3100 Stratum 3/3E Timing Card IC www.maxim-ic.com GENERAL DESCRIPTION FEATURES When paired with an external TCXO or OCXO, the DS3100 is a complete central timing and synchronization solution for SONET/SDH network elements. With two multiprotocol BITS/SSU receivers |
Original |
DS3100 DS3100 GR1244, GR-253, | |
amp 4546
Abstract: ssmf 34.368Mhz e2 e3 8448 RESREF amp 4546 jc ACS8520 ACS8530 DS3100 DS3100GN GR-1244
|
Original |
DS3100 DS3100 GR1244, GR-253, 166ns amp 4546 ssmf 34.368Mhz e2 e3 8448 RESREF amp 4546 jc ACS8520 ACS8530 DS3100GN GR-1244 | |
PCM24Contextual Info: MT9072 Octal T1/E1/J1 Framer Data Sheet Features • • • • • • • DS5063 Eight fully independent, T1/E1/J1 framers 3.3V supply with 5V tolerant inputs Selectable 2.048 Mbit/s or 8.192 Mbit/s serial buses for both data and signaling Framing Modes: |
Original |
MT9072 IEEE-1149 DS5063 MT9072AB208 MT9072AV220 MT9072 PCM24 | |
Contextual Info: DEMO KIT AVAILABLE DS3100 Stratum 3/3E Timing Card IC www.maxim-ic.com GENERAL DESCRIPTION FEATURES When paired with an external TCXO or OCXO, the DS3100 is a complete central timing and synchronization solution for SONET/SDH network elements. With two multiprotocol BITS/SSU receivers |
Original |
DS3100 DS3100 GR1244, GR-253, | |
ic1232Contextual Info: PRELIMINARY DATASHEET + DS3100 Stratum 3/3E Timing Card IC www.maxim-ic.com GENERAL DESCRIPTION FEATURES When paired with an external TCXO or OCXO, the DS3100 is a complete central timing and synchronization solution for SONET/SDH network elements. With two multi-protocol BITS/SSU |
Original |
DS3100 DS3100 GR1244, GR-253, ic1232 | |
IC 7106
Abstract: IC 714 ssmf ACS8520 ACS8530 DS3100 DS3100GN GR-1244 GR-253 18Hz
|
Original |
DS3100 DS3100 GR1244, GR-253, IC 7106 IC 714 ssmf ACS8520 ACS8530 DS3100GN GR-1244 GR-253 18Hz | |
SA8FContextual Info: Data Sheet April 2012 DS3100 Stratum 2/3E/3 Timing Card IC General Description When paired with an external TCXO or OCXO, the DS3100 is a complete central timing and synchronization solution for SONET/SDH network elements. With two multiprotocol BITS/SSU receivers |
Original |
DS3100 GR1244, GR-253, SA8F | |
yb4 bridge diode
Abstract: E1210 automatic change over switch distant controlled GAL programming Guide RSP 036 philips CRC-4 100ms datasheet gal 120 05 td dual y34 SLC12 STI1,6
|
Original |
MT9072 DS5063 IEEE-1149 yb4 bridge diode E1210 automatic change over switch distant controlled GAL programming Guide RSP 036 philips CRC-4 100ms datasheet gal 120 05 td dual y34 SLC12 STI1,6 | |
|
|||
TS15E
Abstract: E1210 JT-G703 PCM30 CODED JT-G704 JT-G706 MT9072 PUB43801 dual y34
|
Original |
MT9072 DS5063 IEEE-1149 MT9072clude TS15E E1210 JT-G703 PCM30 CODED JT-G704 JT-G706 MT9072 PUB43801 dual y34 | |
f3svContextual Info: MT9072 Octal T1/E1/J1 Framer Data Sheet Features • • • • • • • DS5063 Eight fully independent, T1/E1/J1 framers 3.3V supply with 5V tolerant inputs Selectable 2.048 Mbit/s or 8.192 Mbit/s serial buses for both data and signaling Framing Modes: |
Original |
MT9072 IEEE-1149 DS5063 MT9072AB208 MT9072AV220 MT9072 f3sv | |
TS15EContextual Info: MT9072 Octal T1/E1/J1 Framer Advance Information DS5063 Features • • • • • • • Eight fully independent, T1/E1/J1 framers 3.3V supply with 5V tolerant inputs Selectable 2.048 Mbit/s or 8.192 Mbit/s serial buses for both data and signaling Framing Modes: |
Original |
MT9072 IEEE-1149 DS5063 MT9072AB MT9072AV MT9072 TS15E | |
IC 7108
Abstract: IC 7106 TCXO 24.576 0.1uF, 63V 2-pin ir receiver 5MHz OCXO GR-1244-CORE Datasheet, Circuit Cross Refer ACS8520 ACS8530 DS3100
|
Original |
DS3100 DS3100 GR1244, GR-253, var224 IC 7108 IC 7106 TCXO 24.576 0.1uF, 63V 2-pin ir receiver 5MHz OCXO GR-1244-CORE Datasheet, Circuit Cross Refer ACS8520 ACS8530 | |
GR-1244-CORE
Abstract: 5MHz OCXO Stratum 3 Synchronizer SDH 209 12.800MHZ IC1 723 N13T1 T4 560 B 5 to 32 decoder using 4 t0 16 decoders CHIP DIODE m7
|
Original |
DS3100 DS3100 GR1244, GR-253, GR-1244-CORE 5MHz OCXO Stratum 3 Synchronizer SDH 209 12.800MHZ IC1 723 N13T1 T4 560 B 5 to 32 decoder using 4 t0 16 decoders CHIP DIODE m7 | |
TS15E
Abstract: E1210 TS127 08 Y2C diode mark JT-G703 JT-G704 JT-G706 MT9072 MT9072AB MT9072AV
|
Original |
MT9072 DS5063 TS15E E1210 TS127 08 Y2C diode mark JT-G703 JT-G704 JT-G706 MT9072 MT9072AB MT9072AV | |
SA8FContextual Info: 0 ^ u Lattice’ ispLSr 3256 !Semiconductor •Corporation High Density Programmable Logic F eatures F u n c tio n a l B lo c k D iagram • HIGH-DENSITY PROGRAMMABLE LOGIC — 128 I/O Pins — 11000 PLD Gates — 384 Registers — High Speed Global Interconnect |
OCR Scan |
0212Aisp/3256 160-Pin 041A-08feptt256 SA8F | |
PCM24Contextual Info: MT9072 Octal T1/E1/J1 Framer Data Sheet Features • • • • • • • August 2011 Eight fully independent, T1/E1/J1 framers 3.3 V supply with 5 V tolerant inputs Selectable 2.048 Mbit/s or 8.192 Mbit/s serial buses for both data and signaling Framing Modes: |
Original |
MT9072 IEEE-1149 MT9072AV MT9072AV2 PCM24 | |
E1166
Abstract: SA8F FEI 30
|
Original |
MT9072 IEEE-1149 DS5063 MT9072AB MT9072AV MT9072 E1166 SA8F FEI 30 | |
2L123
Abstract: ja 16202
|
Original |
MT9072 IEEE-1149 DS5063 MT9072AB208 MT9072AV220 MT9072 2L123 ja 16202 |