SN54LV132A Search Results

39-4B

Contextual Info: SN54LV132A, SN74LV132A QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS S C LS 394B - A P R IL 1998 - R EVISED A U G U S T 1998 EPIC Enhanced-Performance Implanted CMOS Process SN54LV132A . . . J OR W PACKAGE SN74LV132A . . . D, DB, DGV, NS, OR PW PACKAGE

SN74LV132APWR

Abstract: A115-A C101 LV132A SN54LV132A SN74LV132A
Contextual Info: SN54LV132A, SN74LV132A QUADRUPLE POSITIVEĆNAND GATES WITH SCHMITTĆTRIGGER INPUTS SCLS394H − APRIL 1998 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 9 ns at 5 V D Typical VOLP Output Ground Bounce D D D <0.8 V at VCC = 3.3 V, TA = 25°C

LV132A

Abstract: SN54LV132A SN74LV132A
Contextual Info: SN54LV132A, SN74LV132A QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS SCLS394B – APRIL 1998 – REVISED AUGUST 1998 D D D D D EPIC  Enhanced-Performance Implanted CMOS Process Typical VOLP (Output Ground Bounce) < 0.8 V at VCC, TA = 25°C

A115-A

Abstract: C101 LV132A SN54LV132A SN74LV132A
Contextual Info: SN54LV132A, SN74LV132A QUADRUPLE POSITIVEĆNAND GATES WITH SCHMITTĆTRIGGER INPUTS SCLS394H − APRIL 1998 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 9 ns at 5 V D Typical VOLP Output Ground Bounce D D D <0.8 V at VCC = 3.3 V, TA = 25°C

A115-A

Abstract: C101 LV132A SN54LV132A SN74LV132A
Contextual Info: SN54LV132A, SN74LV132A www.ti.com SCLS394I – APRIL 1999 – REVISED JUNE 2010 QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS Check for Samples: SN54LV132A, SN74LV132A FEATURES 1 • • • • 2-V to 5.5-V VCC Operation Max tpd of 9 ns at 5 V

Contextual Info: SN54LV132A, SN74LV132A QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS SCLS394C – APRIL 1998 – REVISED MAY 2000 D D D D D D D EPIC  Enhanced-Performance Implanted CMOS Process Typical VOLP (Output Ground Bounce) <0.8 V at VCC = 3.3 V, TA = 25°C

Contextual Info: SN54LV132A, SN74LV132A QUADRUPLE POSITIVEĆNAND GATES WITH SCHMITTĆTRIGGER INPUTS SCLS394H − APRIL 1998 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 9 ns at 5 V D Typical VOLP Output Ground Bounce D D D <0.8 V at VCC = 3.3 V, TA = 25°C

A115-A

Abstract: C101 LV132A SN54LV132A SN74LV132A
Contextual Info: SN54LV132A, SN74LV132A QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS SCLS394D – APRIL 1998 – REVISED JANUARY 2001 D D D D SN54LV132A . . . J OR W PACKAGE SN74LV132A . . . D, DB, DGV, NS, OR PW PACKAGE TOP VIEW 2-V to 5.5-V VCC Operation Typical VOLP (Output Ground Bounce)

Contextual Info: SN54LV132A, SN74LV132A QUADRUPLE POSITIVEĆNAND GATES WITH SCHMITTĆTRIGGER INPUTS SCLS394H − APRIL 1998 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 9 ns at 5 V D Typical VOLP Output Ground Bounce D D D <0.8 V at VCC = 3.3 V, TA = 25°C

Contextual Info: SN54LV132A, SN74LV132A QUADRUPLE POSITIVEĆNAND GATES WITH SCHMITTĆTRIGGER INPUTS SCLS394H − APRIL 1998 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 9 ns at 5 V D Typical VOLP Output Ground Bounce D D D <0.8 V at VCC = 3.3 V, TA = 25°C

LV132A

Abstract: A115-A C101 SN54LV132A SN74LV132A
Contextual Info: SN54LV132A, SN74LV132A QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS SCLS394D – APRIL 1998 – REVISED JANUARY 2001 D D D D SN54LV132A . . . J OR W PACKAGE SN74LV132A . . . D, DB, DGV, NS, OR PW PACKAGE TOP VIEW 2-V to 5.5-V VCC Operation Typical VOLP (Output Ground Bounce)

A115-A

Abstract: C101 LV132A SN54LV132A SN74LV132A
Contextual Info: SN54LV132A, SN74LV132A QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS SCLS394D – APRIL 1998 – REVISED JANUARY 2001 D D D D SN54LV132A . . . J OR W PACKAGE SN74LV132A . . . D, DB, DGV, NS, OR PW PACKAGE TOP VIEW 2-V to 5.5-V VCC Operation Typical VOLP (Output Ground Bounce)

Contextual Info: SN54LV132A, SN74LV132A QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS SCLS394D – APRIL 1998 – REVISED JANUARY 2001 D D D D SN54LV132A . . . J OR W PACKAGE SN74LV132A . . . D, DB, DGV, NS, OR PW PACKAGE TOP VIEW 2-V to 5.5-V VCC Operation Typical VOLP (Output Ground Bounce)

A115-A

Abstract: C101 LV132A SN54LV132A SN74LV132A
Contextual Info: SN54LV132A, SN74LV132A QUADRUPLE POSITIVEĆNAND GATES WITH SCHMITTĆTRIGGER INPUTS SCLS394H − APRIL 1998 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 9 ns at 5 V D Typical VOLP Output Ground Bounce D D D <0.8 V at VCC = 3.3 V, TA = 25°C

Contextual Info: SN54LV132A, SN74LV132A www.ti.com SCLS394I – APRIL 1999 – REVISED JUNE 2010 QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS Check for Samples: SN54LV132A, SN74LV132A FEATURES 1 • • • • 2-V to 5.5-V VCC Operation Max tpd of 9 ns at 5 V

Contextual Info: SN54LV132A, SN74LV132A QUADRUPLE POSITIVEĆNAND GATES WITH SCHMITTĆTRIGGER INPUTS SCLS394H − APRIL 1998 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 9 ns at 5 V D Typical VOLP Output Ground Bounce D D D <0.8 V at VCC = 3.3 V, TA = 25°C

Contextual Info: SN54LV132A, SN74LV132A QUADRUPLE POSITIVEĆNAND GATES WITH SCHMITTĆTRIGGER INPUTS SCLS394H − APRIL 1998 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 9 ns at 5 V D Typical VOLP Output Ground Bounce D D D <0.8 V at VCC = 3.3 V, TA = 25°C

LV132A

Abstract: A115-A C101 SN54LV132A SN74LV132A
Contextual Info: SN54LV132A, SN74LV132A QUADRUPLE POSITIVEĆNAND GATES WITH SCHMITTĆTRIGGER INPUTS SCLS394G − APRIL 1998 − REVISED DECEMBER 2004 D 2-V to 5.5-V VCC Operation D Max tpd of 9 ns at 5 V D Typical VOLP Output Ground Bounce D D D <0.8 V at VCC = 3.3 V, TA = 25°C

Contextual Info: SN54LV132A, SN74LV132A QUADRUPLE POSITIVEĆNAND GATES WITH SCHMITTĆTRIGGER INPUTS SCLS394H − APRIL 1998 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 9 ns at 5 V D Typical VOLP Output Ground Bounce D D D <0.8 V at VCC = 3.3 V, TA = 25°C

LV132A

Abstract: SN54LV132A SN74LV132A SN74LV132AD SN74LV132ADBR SN74LV132ADR SN74LV132ANSR SN74LV132APW SN74LV132APWR SN74LV132APWT
Contextual Info: SN54LV132A, SN74LV132A QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS SCLS394E – APRIL 1998 – REVISED JULY 2003 D D D D SN54LV132A . . . J OR W PACKAGE SN74LV132A . . . D, DB, DGV, NS, OR PW PACKAGE TOP VIEW 2-V to 5.5-V VCC Operation Max tpd of 9 ns at 5 V

Contextual Info: SN54LV132A, SN74LV132A QUADRUPLE POSITIVEĆNAND GATES WITH SCHMITTĆTRIGGER INPUTS SCLS394H − APRIL 1998 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 9 ns at 5 V D Typical VOLP Output Ground Bounce D D D <0.8 V at VCC = 3.3 V, TA = 25°C

Contextual Info: SN54LV132A, SN74LV132A www.ti.com SCLS394I – APRIL 1999 – REVISED JUNE 2010 QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS Check for Samples: SN54LV132A, SN74LV132A FEATURES 1 • • • • 2-V to 5.5-V VCC Operation Max tpd of 9 ns at 5 V

Contextual Info: SN54LV132A, SN74LV132A www.ti.com SCLS394I – APRIL 1999 – REVISED JUNE 2010 QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS Check for Samples: SN54LV132A, SN74LV132A FEATURES 1 • • • • 2-V to 5.5-V VCC Operation Max tpd of 9 ns at 5 V

LV132A

Contextual Info: SN54LV132A, SN74LV132A www.ti.com SCLS394I – APRIL 1999 – REVISED JUNE 2010 QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS Check for Samples: SN54LV132A, SN74LV132A FEATURES 1 • • • • 2-V to 5.5-V VCC Operation Max tpd of 9 ns at 5 V