Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    SR FLIPFLOPS Search Results

    SR FLIPFLOPS Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    74H101PC Rochester Electronics LLC 74H101 - AND-OR Gated J-K Negative EDGE Triggered FlipFlop Visit Rochester Electronics LLC Buy
    74ALVCH162820PV Renesas Electronics Corporation 10 BIT FLIPFLOP W/DUAL OUT Visit Renesas Electronics Corporation
    74ALVC16820PV Renesas Electronics Corporation 3.3V FLIPFLOP W/DUAL OUTP Visit Renesas Electronics Corporation
    74ALVCH162820PAG8 Renesas Electronics Corporation 10 BIT FLIPFLOP W/DUAL OUT Visit Renesas Electronics Corporation
    ALVCH162820U Renesas Electronics Corporation 10 BIT FLIPFLOP W/DUAL OUT Visit Renesas Electronics Corporation

    SR FLIPFLOPS Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    verilog code for DFT

    Abstract: toshiba ASIC analog to digital converter verilog code target FPGA
    Text: Potential FPGA-to-Toshiba-ASIC Migration Design Guide System Solutions from Toshiba America Electronic Components, Inc. Systems Application Engineering SAE Jean Chao, Sr. MTS John Ahn, Sr. MTS Behzad Sanii, MTS Director June 2001 Revision 1 Page 1 Prepared by Systems Application Engineering Team


    Original     		PDF

    Digital Displays

    Abstract: circuit on how to make a simple projector plasma displays Display theory 802.11 USB FPGA-based LCD driver circuit
    Text: Perspective Digital Displays Programmable Logic Enables Digital Displays by Mike Nelson An overview of an important emerging market. Sr. Manager, Strategic Solutions Xilinx, Inc. mike.nelson@xilinx.com DisplaySearch Inc. forecasts that by 2005, digital displays will eclipse conventional


    Original     		PDF

    XCV200E Device, FG456 Package

    Abstract: XCV300BG432 BG432 PCI33 XCV200 XCV300 XCV400 XCV400E p146 AE-29
    Text: Application Note - Virtex-E Virtex-E Package Compatibility Guide This package compatibility guide describes the Virtex-E pin-outs and establishes guidelines for package compatibility between Virtex and Virtex-E devices. by Robert Le, Sr. Applications Engineer,


    Original     		PDF XCV200E FG456 XCV200 XCV300E BG432 XCV200E Device, FG456 Package XCV300BG432 PCI33 XCV300 XCV400 XCV400E p146 AE-29

    SDH-2 siemens

    Abstract: 15D smd code SDA545X smd diode JC 9E TRANSISTOR BC 187 D600A4 SUPORT 198 P B6UF syncmaster power supply smd code book B8 transistor
    Text: 0LFURFRPSXWHU &RPSRQHQWV &KLS 7HOHWH[W GHFRGHU ZLWK HPEHGGHG  %LW X& ICs for Consumer Electronics Confidential Preliminary User’s Manual TVTEXT PRO SDA 55xx Version 1.21 July 99 UWU@YUÃQSP Sr‰v†v‚ÃCv†‡‚…’ V†r…¶†ÃHhˆhyÃWr…†v‚Ã


    Original     		PDF

    74F568

    Abstract: MC54/74F568 MC74FXXXDW
    Text: MC54/74F568 MC54/74F569 4-BIT BIDIRECTIONAL COUNTERS WITH 3-STATE OUTPUTS The MC54/ 74F568 and MC54/74F569 are fully synchronous, reversible counters with 3-state outputs. The F568 is a BCD decade counter; the F569 is a binary counter. They feature preset capability for programmable operation, carry lookahead for easy cascading, and a U/D input to control the direction of counting. For maximum flexibility there are both synchronous and master asynchronous reset inputs as well as both Clocked Carry (CC) and


    Original     		PDF MC54/74F568 MC54/74F569 74F568 MC54/74F569 MC54/74F568 MC74FXXXDW

    SRLC32E

    Abstract: SRL32 UG384 DPRAM32 CQ 346 spartan-6 XC6SLX45 cq 443 xc6slx75 DSP48A1 SRL16
    Text: Spartan-6 FPGA Configurable Logic Block User GuideFPGA CLB Spartan-6 [optional] UG384 v1.0 June 24, 2009 [optional] Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development


    Original     		PDF UG384 SRLC32E SRL32 UG384 DPRAM32 CQ 346 spartan-6 XC6SLX45 cq 443 xc6slx75 DSP48A1 SRL16

    Untitled

    Abstract: No abstract text available
    Text: Implementing FIFO Buffers in FLEX 10K Devices January 1996, ver. 1 Introduction Application Note 66 Many applications—such as printers, microprocessors, and communications systems—receive data faster than they can process it. These systems require a buffer that can store the data until it is ready for


    Original     		PDF

    COUNTER

    Abstract: MC74F161A MC74F163A MC74FXXXAJ MC74FXXXAN
    Text: MC74F161A MC74F163A SYNCHRONOUS PRESETTABLE BINARY COUNTER The MC74F161A and MC74F163A are high-speed synchronous modulo-16 binary counters. They are synchronously presettable for application in programmable dividers and have two types of Count Enable inputs plus a Terminal Count output for versatility in forming synchronous multistage counters.


    Original     		PDF MC74F161A MC74F163A MC74F161A MC74F163A modulo-16 MC74F161A) COUNTER MC74FXXXAJ MC74FXXXAN

    Untitled

    Abstract: No abstract text available
    Text: INTEGRATED CIRCUITS 74ALS161B/74ALS163B 4-bit binary counter Product specification IC05 Data Handbook Philips Semiconductors 1991 Feb 08 Philips Semiconductors Product specification 4-bit binary counter 74ALS161B 74ALS163B 74ALS161B/74ALS163B 4-bit binary counter, asynchronous reset


    Original     		PDF 74ALS161B/74ALS163B 74ALS161B 74ALS163B 74ALS161B) 74ALS163B) 140MHz 74ALS161B,

    BCD 8421

    Abstract: MC74F160A MC74F162A MC74F568 MC74FXXXAJ MC74FXXXAN
    Text: MC74F160A MC74F162A SYNCHRONOUS PRESETTABLE BCD DECADE COUNTER The MC74F160A and MC74F162A are high-speed synchronous decade counters operating in the BCD 8421 sequence. They are synchronously presettable for application in programmable dividers and have two types of Count


    Original     		PDF MC74F160A MC74F162A MC74F160A MC74F162A MC74F160A) BCD 8421 MC74F568 MC74FXXXAJ MC74FXXXAN

    ug384

    Abstract: CQ 346 vhdl code for spartan 6 ternary content addressable memory VHDL SPARTAN 6 structure of clb MC31 SRL16 DPRAM DSP48A1
    Text: Spartan-6 FPGA Configurable Logic Block User Guide UG384 v1.1 February 23, 2010 Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the


    Original     		PDF UG384 ug384 CQ 346 vhdl code for spartan 6 ternary content addressable memory VHDL SPARTAN 6 structure of clb MC31 SRL16 DPRAM DSP48A1

    Data Vision P135

    Abstract: P104t ZP033 stk 014 transistor 4287 AB p083r DATA VISION P123 I-CUBE P2-16C P000-P007
    Text: * » S B I-Cube IQX Family Data Sheet Features Description • SR A M -b a sed , in-system pro gram m ab le • S w itc h M atrix - • The IQ X fa m ily of SR A M - b a sed bit-oriented sw itch in g devices is m an u factu red u sing a 0.6ym C M O S process. These d evices offer clock speed of


    OCR Scan     		PDF 15cation D-ll-014 Data Vision P135 P104t ZP033 stk 014 transistor 4287 AB p083r DATA VISION P123 I-CUBE P2-16C P000-P007

    Ic 9148

    Abstract: le 9148 38-00338-A vim 838 FCT2373T FCT573T
    Text: CY54/74FCT2373T CY54/74FCT2573T sr CYPRESS 8-Bit Latches • Fully compatible with TTL input and output logic levels • Sink current 12 mA Com’l , 12 mA (Mil) Source current 15 mA (Com’l), 12 mA (Mil) Features • Function and pinout compatible with


    OCR Scan     		PDF CY54/74FCT2373T CY54/74FCT2573T FCT2373T FCT2573T CY74FCT2573ATPC 20-Lead 300-Mil) CY74FCT2573ATQC 150-Mil) Ic 9148 le 9148 38-00338-A vim 838 FCT573T

    Untitled

    Abstract: No abstract text available
    Text: B U R R -BR O W N VSP2101 sr CCD SIGNAL PROCESSOR For Digital Cameras FEATURES DESCRIPTION • CCD SIGNAL PROCESSING: Correlated Double Sampling Black Level Clamping 0 to +34dB Gain Ranging High SNR: 53dB The VSP2101Y is a complete digital camera IC, pro­


    OCR Scan     		PDF VSP2101 VSP2101Y 10-bit 27MHz 190mW 160mW DEM-VSP2101Y SP2101

    EP1800

    Abstract: N5C180-75 N5C180-70 N5C180-90 48-MACROCELL 5C180 74HC N5C180 TN5C180-75 Tic 4148
    Text: in t e i 5C180 48-MACROCELL CMOS PLD High-Performance LSI Semicustom Logic Alternative for TTL and 74HC SSI and MSI Logic Programmable Registers. Can Be Configured as D, T, SR or JK Types with Individual Reset Controls Low Power; 100 ju,W Typical Standby Dissipation


    OCR Scan     		PDF 48-MACROCELL EP1800 N5C180-75 N5C180-70 N5C180-90 5C180 74HC N5C180 TN5C180-75 Tic 4148

    fp6102

    Abstract: FP6101 EP610-30 equivalent EP610-30 FP610 EP610 TI EP610 SSI IC adder L-72 EP610-35
    Text: EP610 EPLD J Features J J J J J General Description Programm able clock option for independent clocking of all registers Macrocells in d ivid u ally programmable as D, T, JK , or SR flip-flops, or for combinatorial operation Extensive third-party software and programm ing support


    OCR Scan     		PDF EP610 16-macrocell EP610A, EP610T, EP630 24-pin 28-pin fp6102 FP6101 EP610-30 equivalent EP610-30 FP610 TI EP610 SSI IC adder L-72 EP610-35

    EP1800 LOGIC DIAGRAM

    Abstract: N5C180-90
    Text: in tg l 5C180 48-MACROCELL CMOS PLD • High-Performance LSI Semicustom Logic Alternative for TTL and 74HC SSI and MSI Logic ■ Programmable Registers. Can Be Configured as D, T, SR or JK Types with Individual Reset Controls ■ 48 Macrocells with Programmable I/O


    OCR Scan     		PDF 5C180 48-MACROCELL 68-Pin EP1800 LOGIC DIAGRAM N5C180-90

    8086 microprocessor book by A K RAY

    Abstract: coffee vending machine circuit diagram microprocessor coffee vending machine Intel AP-132 block diagram of coffee vending machine 74S112 cross reference 74S74C coffee vending machine using 8051 microcontroller disadvantages of intel 8051 74155 PIN DIAGRAM
    Text: in y APPLICATION NOTE AP-132 June 1982 / * v <b + >5> * / • sr A ? INTEL CORPORATION, 1982 jf / 4 Order Number: 210443-001 3-40 AP-132 1 INTRODUCTION the component count and overhead costs, both in design and implementation. 1.1 RAM Overview Conversely, static RAMs need very little external control


    OCR Scan     		PDF AP-132 8086 microprocessor book by A K RAY coffee vending machine circuit diagram microprocessor coffee vending machine Intel AP-132 block diagram of coffee vending machine 74S112 cross reference 74S74C coffee vending machine using 8051 microcontroller disadvantages of intel 8051 74155 PIN DIAGRAM

    N5C180-75

    Abstract: EP1800 N5C180 N5C180-90 d2901 5C180 48-MACROCELL 74HC N5C180-70 TN5C180-75
    Text: i n t e i 5 C 1 8 48-MACROCELL CMOS PLD • High-Performance LSI Semicustom Logic Alternative for TTL and 74HC SSI and MSI Logic ■ Programmable Registers. Can Be Configured as D, T, SR or JK Types with Individual Reset Controls ■ 48 Macrocells with Programmable I/O


    OCR Scan     		PDF 5C180 48-MACROCELL N5C180-75 EP1800 N5C180 N5C180-90 d2901 5C180 74HC N5C180-70 TN5C180-75

    cd 4046 pll

    Abstract: wj-6d pll 4046 HEF4059 HEF4060 HEF4094 HEF4007UB SRG8 Multiplexer 4047 a stable multivibrator HEF4538
    Text: J FUNCTIONAL DIAGRAMS/ tEC SYM BO LS ^ HEF4000B sT *J1L J3 _ Dual 3-input NOR gate and inverter. HEF4001UB HEF4001B 1 2i V i sr 5 6 _! p i 12 13 t ) v ^ ± - 5 6 - ± C H - 7 • i Q H r > I ) * i v * 7Ze9Si4 “-“ - 3} 1Z69SSI. Quadruple 2-input NOR gate.


    OCR Scan     		PDF HEF4000B HEF4001B HEF4001UB 1Z69SSI. HEF4002B HEF4006B HEF40240B HEF40244B HEF40373B HEF40374B cd 4046 pll wj-6d pll 4046 HEF4059 HEF4060 HEF4094 HEF4007UB SRG8 Multiplexer 4047 a stable multivibrator HEF4538

    Untitled

    Abstract: No abstract text available
    Text: H D 74LS109A . •REC O M M EN D ED OPERATING Symbol Item /„O 'k Clock frequency Clock High P u lse width Sr.*.v* low “H "D ata Setup tim e “ L 'D a ta th Hold tim e Note 11 The arrow indicates the rising edge. Dual J-K Positive-edge-triggered Flip-Flops with Preset and Clear)


    OCR Scan     		PDF 74LS109A T-90-10 74LSOO ib203

    74LSOO

    Abstract: 1S2074 HD74LS109A HD74LS109
    Text: H D 74LS109A . Dual J-K Positive-edge-triggered Flip-Flops with Preset and Clear IP IN ARRANGEMENT •REC O M M EN D ED OPERATING CONDITIONS S ym bol Item fro c k C lock fre q u e n c y C lo c k High P u ls e w idth Sr.*.v* low “ H " D a ta S e tu p tim e


    OCR Scan     		PDF HD74LS109A. QQ14CI14 DG-14 06max 20-IU8 OG-16 DG-24 74LSOO 1S2074 HD74LS109A HD74LS109

    Untitled

    Abstract: No abstract text available
    Text: 7. COMMON EL ECT RI CA L CHA RA C TE RI ST IC S 7 -1 P o w sr D issip ation The power dissipation of CMOS device is composed of two components: one static, the other dynamic. The total power dissipation is the sum of static and dynamic power dissipation. Static power dissipation is obtained by multiplying quiescent supply current by the supply voltage range


    OCR Scan     		PDF AC-40

    DP142

    Abstract: p139d E2p 49 transistor Transistor z3p tbh 12-38 transistor BJ 102 131 E2p 98 transistor ND1220 pj 75 sx 34
    Text: € E I " C l l b O P S X F a m ily D a ta S h e e t D escription Features • SR A M -based , In -system Program m able • Sw itch M atrix - N on-Blocking - Program m able Bus W idths of 4 ,8 ,1 6 and 32 bits - Id entical and Predictable D elays - O ne-to-O ne, O n e-to-M an y and M any-toO n e C onnections


    OCR Scan     		PDF 2328-C DP142 p139d E2p 49 transistor Transistor z3p tbh 12-38 transistor BJ 102 131 E2p 98 transistor ND1220 pj 75 sx 34