Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    SSTL18 LVCMOS Search Results

    SSTL18 LVCMOS Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    5V9351PFI-G Rochester Electronics 5V9351 - LVCMOS Clock Generator Visit Rochester Electronics Buy
    870919BVI-01LF Renesas Electronics Corporation LVCMOS Clock Generator Visit Renesas Electronics Corporation
    QS5917T-100TQG Renesas Electronics Corporation LVCMOS Clock Generator Visit Renesas Electronics Corporation
    870931ARI-01LFT Renesas Electronics Corporation LVCMOS Clock Generator Visit Renesas Electronics Corporation
    8413S12BKI-126LF Renesas Electronics Corporation HCSL/LVCMOS Clock Generator Visit Renesas Electronics Corporation

    SSTL18 LVCMOS Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    K1B3216B2E

    Abstract: Marvell PHY 88E1111 K1B3216B2E-B170 LTI-SASF546-P26-X1 12 pin 7 segment display layout -LD-5461BS Marvell PHY 88E1111 errata Marvell PHY 88E1111 Datasheet LT4601 lcd screen LVDS connector 40 pins LDQ-M2212R1
    Text: Stratix III 3SL150 Development Board Reference Manual 101 Innovation Drive San Jose, CA 95134 www.altera.com Document Version: Document Date: 1.4 November 2008 Copyright 2008 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other


    Original
    PDF 3SL150 K1B3216B2E Marvell PHY 88E1111 K1B3216B2E-B170 LTI-SASF546-P26-X1 12 pin 7 segment display layout -LD-5461BS Marvell PHY 88E1111 errata Marvell PHY 88E1111 Datasheet LT4601 lcd screen LVDS connector 40 pins LDQ-M2212R1

    K1B3216B2E

    Abstract: Marvell 88e111 schematic 20 pin lcd laptop LTI-SASF546-P26-X1 LDQ-M2212R1 HSMC debug header breakout board for Cyclone III board LCM-S01602DSR/C lcd 30 pin diagram lvds Marvell 88E1111 trace layout guidelines K1B3216B2E-BI70
    Text: Cyclone III 3C120 Development Board Reference Manual 101 Innovation Drive San Jose, CA 95134 www.altera.com Document Version: Document Date: 1.4 March 2009 Copyright 2009 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other


    Original
    PDF 3C120 K1B3216B2E Marvell 88e111 schematic 20 pin lcd laptop LTI-SASF546-P26-X1 LDQ-M2212R1 HSMC debug header breakout board for Cyclone III board LCM-S01602DSR/C lcd 30 pin diagram lvds Marvell 88E1111 trace layout guidelines K1B3216B2E-BI70

    SM5545

    Abstract: MT47H32M8BP-3
    Text: Cyclone III Development Board Reference Manual 101 Innovation Drive San Jose, CA 95134 www.altera.com Document Date: March 2008 Copyright 2008 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and


    Original
    PDF SJ/T11363-2006 SM5545 MT47H32M8BP-3

    HSTL standards

    Abstract: SSTL-18 class sstl 15-V AGX52008-1 APEX20KC
    Text: 8. Selectable I/O Standards in Arria GX Devices AGX52008-1.2 Introduction This chapter provides guidelines for using industry I/O standards in Arria GX devices, including: • ■ ■ ■ ■ I/O features I/O standards External memory interfaces I/O banks


    Original
    PDF AGX52008-1 HSTL standards SSTL-18 class sstl 15-V APEX20KC

    class sstl

    Abstract: HSTL standards 15-V AGX52008-1 APEX20KC SSTL-18
    Text: 8. Selectable I/O Standards in Arria GX Devices AGX52008-1.1 Introduction This chapter provides guidelines for using industry I/O standards in Arria GX devices, including: • ■ ■ ■ ■ Arria GX I/O Features I/O features I/O standards External memory interfaces


    Original
    PDF AGX52008-1 class sstl HSTL standards 15-V APEX20KC SSTL-18

    HSTL standards

    Abstract: class sstl SSTL-18 EIA standards 15-V SSTL18 JESD89A DDR2 sstl_18 class I
    Text: 4. Selectable I/O Standards in Stratix II and Stratix II GX Devices SII52004-4.6 Introduction This chapter provides guidelines for using industry I/O standards in Stratix II and Stratix II GX devices, including: • ■ ■ ■ ■ Stratix II and Stratix II GX I/O


    Original
    PDF SII52004-4 HSTL standards class sstl SSTL-18 EIA standards 15-V SSTL18 JESD89A DDR2 sstl_18 class I

    JESD8-15

    Abstract: HSTL standards SSTL-18 class 8 date sheet EIA standards 15-V
    Text: 10. Selectable I/O Standards in Stratix II and Stratix II GX Devices SII52004-4.6 Introduction This chapter provides guidelines for using industry I/O standards in Stratix II and Stratix II GX devices, including: • ■ ■ ■ ■ Stratix II and Stratix II GX I/O


    Original
    PDF SII52004-4 JESD8-15 HSTL standards SSTL-18 class 8 date sheet EIA standards 15-V

    CMOS applications handbook

    Abstract: ttl to mini-lvds CII51010-2 EP2C20 EP2C35 EP2C50 SSTL-18
    Text: 10. Selectable I/O Standards in Cyclone II Devices CII51010-2.4 Introduction The proliferation of I/O standards and the need for improved I/O performance have made it critical that low-cost devices have flexible I/O capabilities. Selectable I/O capabilities such as SSTL-18, SSTL-2, and


    Original
    PDF CII51010-2 SSTL-18, CMOS applications handbook ttl to mini-lvds EP2C20 EP2C35 EP2C50 SSTL-18

    TCO 706

    Abstract: GX 6107
    Text: 4. DC and Switching Characteristics AGX51004-1.4 Operating Conditions Arria GX devices are offered in both commercial and industrial grades. Both commercial and industrial devices are offered in -6 speed grade only. This chapter contains the following sections:


    Original
    PDF AGX51004-1 TCO 706 GX 6107

    ttl to mini-lvds

    Abstract: EP2C5 mini lvds CII51010-2 EP2C20 EP2C35 EP2C50 SSTL-18 SSTL IO pad
    Text: Section IV. I/O Standards This section provides information on Cyclone II single-ended, voltage referenced, and differential I/O standards. This section includes the following chapters: Revision History Altera Corporation • Chapter 10, Selectable I/O Standards in Cyclone II Devices


    Original
    PDF

    EIA standards 783

    Abstract: PLL 566 AGX51004-2 PRBS31 SMPTE292M SSTL-18 din 2982 SMPTE-424M TCO 706
    Text: 4. DC and Switching Characteristics AGX51004-2.0 Operating Conditions Arria GX devices are offered in both commercial and industrial grades. Both commercial and industrial devices are offered in –6 speed grade only. This chapter contains the following sections:


    Original
    PDF AGX51004-2 EIA standards 783 PLL 566 PRBS31 SMPTE292M SSTL-18 din 2982 SMPTE-424M TCO 706

    HSTL standards

    Abstract: DDR2 sstl_18 class I 15-V SSTL-18
    Text: 4. Selectable I/O Standards in Stratix II & Stratix II GX Devices SII52004-4.5 Introduction This chapter provides guidelines for using industry I/O standards in Stratix II and Stratix II GX devices, including: • ■ ■ ■ ■ Stratix II & Stratix II GX I/O


    Original
    PDF SII52004-4 HSTL standards DDR2 sstl_18 class I 15-V SSTL-18

    Untitled

    Abstract: No abstract text available
    Text: 4. DC and Switching Characteristics AGX51004-1.3 Operating Conditions Arria GX devices are offered in both commercial and industrial grades. Both commercial and industrial devices are offered in -6 speed grade only. This chapter contains the following sections:


    Original
    PDF AGX51004-1

    SSTL-18

    Abstract: ttl to mini-lvds CII51010-2 EP2C20 EP2C35 EP2C50 JESD8-15
    Text: 10. Selectable I/O Standards in Cyclone II Devices CII51010-2.3 Introduction The proliferation of I/O standards and the need for improved I/O performance have made it critical that low-cost devices have flexible I/O capabilities. Selectable I/O capabilities such as SSTL-18, SSTL-2, and


    Original
    PDF CII51010-2 SSTL-18, SSTL-18 ttl to mini-lvds EP2C20 EP2C35 EP2C50 JESD8-15

    mini-lvds receiver

    Abstract: JESD85 ttl to mini-lvds bga 896
    Text: Section IV. I/O Standards This section provides information on Cyclone II single-ended, voltage referenced, and differential I/O standards. This section includes the following chapters: Revision History • Chapter 10, Selectable I/O Standards in Cyclone II Devices


    Original
    PDF

    mini-lvds source driver

    Abstract: ttl to mini-lvds EP2C5 HSTL standards linear handbook mini lvds national semiconductor handbook CII51010-2 EP2C20 EP2C35
    Text: Section IV. I/O Standards This section provides information on Cyclone II single-ended, voltage referenced, and differential I/O standards. This section includes the following chapters: Revision History Altera Corporation • Chapter 10, Selectable I/O Standards in Cyclone II Devices


    Original
    PDF

    HSTL standards

    Abstract: 15-V AGX52008-1 APEX20KC SSTL-18
    Text: Section IV. I/O Standards This section provides information on Arria GX single-ended, voltage-referenced, and differential I/O standards. This section contains the following chapters: Revision History Altera Corporation • Chapter 8, Selectable I/O Standards in Arria GX Devices


    Original
    PDF

    15-V

    Abstract: AGX52008-1 APEX20KC SSTL-18 Teradyne connector 72 pin
    Text: Section IV. I/O Standards This section provides information on Arria GX single-ended, voltage-referenced, and differential I/O standards. This section contains the following chapters: Revision History Altera Corporation • Chapter 8, Selectable I/O Standards in Arria GX Devices


    Original
    PDF

    interfacing differential logic families 1998

    Abstract: 15-V SSTL-18 HSTL standards
    Text: Section IV. I/O Standards This section provides information on Stratix II GX single-ended, voltage-referenced, and differential I/O standards. This section contains the following chapters: Revision History Altera Corporation • Chapter 10, Selectable I/O Standards in Stratix II & Stratix II GX


    Original
    PDF

    DDR2 sstl_18 class

    Abstract: HSTL standards 15-V SSTL-18 N098
    Text: Section III. I/O Standards This section provides information on Stratix II single-ended, voltagereferenced, and differential I/O standards. This section contains the following chapters: Revision History Altera Corporation • Chapter 4, Selectable I/O Standards in Stratix II and Stratix II GX


    Original
    PDF

    SSTL "on-chip termination" 1998

    Abstract: 15-V SSTL-18 DDR2 SDRAM sstl_18 HSTL standards
    Text: Section III. I/O Standards This section provides information on Stratix II single-ended, voltagereferenced, and differential I/O standards. This section contains the following chapters: Revision History Altera Corporation • Chapter 4, Selectable I/O Standards in Stratix II & Stratix II GX


    Original
    PDF

    HSTL standards

    Abstract: 15-V SSTL-18
    Text: Section IV. I/O Standards This section provides information on Stratix II GX single-ended, voltage-referenced, and differential I/O standards. This section contains the following chapters: Revision History Altera Corporation • Chapter 10, Selectable I/O Standards in Stratix II and Stratix II GX


    Original
    PDF

    MA1567

    Abstract: S 1854 SDH 209 2272 DECODER HD-SDI over sdh linear handbook LVDS fin 1002 tms 1944 tms 1944 an 22 GR-253-CORE
    Text: 4. DC and Switching Characteristics SIIGX51006-4.6 Operating Conditions Stratix II GX devices are offered in both commercial and industrial grades. Industrial devices are offered in -4 speed grade and commercial devices are offered in -3 fastest , -4, and -5 speed grades.


    Original
    PDF SIIGX51006-4 MA1567 S 1854 SDH 209 2272 DECODER HD-SDI over sdh linear handbook LVDS fin 1002 tms 1944 tms 1944 an 22 GR-253-CORE

    DIN 962

    Abstract: HD-SDI serializer
    Text: 4. DC and Switching Characteristics SIIGX51006-4.5 Operating Conditions Stratix II GX devices are offered in both commercial and industrial grades. Industrial devices are offered in -4 speed grade and commercial devices are offered in -3 fastest , -4, and -5 speed grades.


    Original
    PDF SIIGX51006-4 DIN 962 HD-SDI serializer