TC12IRQ Search Results

HD64572

Abstract: ADE-602-127A HD64572AFL33 intel 80386 block diagram 1S2074H TRB20 receiver eft 317 transistor TRB20 CDA 10.7 MC 40 Hitachi DSA00211
Contextual Info: HD64572 SCA-II User’s Manual ADE-602-127A Rev. 2.0 October 19, 1998 Hitachi, Ltd. MC-Setsu Cautions 1. Hitachi neither warrants nor grants licenses of any rights of Hitachi’s or any third party’s patent, copyright, trademark, or other intellectual property rights for information contained in

DMAC

Contextual Info: Section 4 Interrupt Controller 4.1 Overview The SCA-II has a single INT signal line for sending interrupt requests to a host MPU. The INT signal is generated by 48 interrupt sources on the SCA-II chip. Figure 4-1 shows the location of these interrupt sources in the SCA-ITs functional modules.

Contextual Info: Section 7 Status Counters 7.1 Overview 7.1.1 Features and Functions The SCA-II incorporates eight kinds of status counter used to count status occurrences for MSCI channels 0 and 1. The counters comprise two channels, 0 and 1, corresponding to MSCI channels