Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    WRAPPER Search Results

    WRAPPER Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    FEC100

    Abstract: IXD80102 IXF30001 IXF30003 IXF30005 IXF6192 STM-64 IXF30003-based
    Text: product brief Intel IXF30005 Digital Wrapper for 10Gbit/s Optical Transport Networks OTN The Intel® IXF30005 is a fully compliant G.709 digital wrapper device that covers most OTN applications on a single chip. Based on the digital signal wrapping technique defined by ITU-T G.709, the


    Original     		PDF IXF30005 10Gbit/s IXF30005 USA/0201/7K/MGS/DC FEC100 IXD80102 IXF30001 IXF30003 IXF6192 STM-64 IXF30003-based

    DS429

    Abstract: xc5vfx70t-ff1136-1 interrupt controller in vhdl code interrupt controller vhdl code interrupt controller vhdl code download interrupt vhdl XC5VFX70T-FF1136 SA-14-2525-00
    Text: DCR Interrupt Controller v2.00a DS429 April 24, 2009 Product Specification Introduction LogiCORE Facts A DCR (Device Control Register Bus v29) Interrupt Controller (INTC) core is composed of a bus-centric wrapper containing the INTC core and a DCR interface.


    Original     		PDF DS429 xc5vfx70t-ff1136-1 interrupt controller in vhdl code interrupt controller vhdl code interrupt controller vhdl code download interrupt vhdl XC5VFX70T-FF1136 SA-14-2525-00

    Untitled

    Abstract: No abstract text available
    Text: Method to Instantiate and Use a Core in Synplify Introduction This application note is intended to assist people who use cores for Cypress CPLDs and compile their design in Synplify™. These cores are distributed using the VIF file format which is generated by Warp™. This note contains a detailed description on how to use cores and associated wrappers in Synplify. Some cores may be parametrized using


    Original     		PDF

    prbs pattern generator

    Abstract: OTU2 framer s19203 S19203CBI20 S19203CBI MPC860 S3091 S3092 OTU1
    Text: HUDSON 2.0 Product Brief Part Number S19203CBI20, Revision 1.3, May 2003 Variable Rate Digital Wrapper Framer/Deframer, PM, and FEC Device The Hudson is a fully integrated, Variable Rate Digital Wrapper Framer/Deframer, Performance Monitor, and Forward Error Correction FEC


    Original     		PDF S19203CBI20, OC-192 S3091 S3092 S19203 prbs pattern generator OTU2 framer s19203 S19203CBI20 S19203CBI MPC860 S3091 S3092 OTU1

    Untitled

    Abstract: No abstract text available
    Text: PRELIMINARY TECHNICAL DATA a OC-192/STM-64 SONET/SDH 10.7 Gb/s Tranceiver ADN2902 Preliminary Technical Data FEATURES APPLICATIONS 10.7 Gb/s SONET/SDH OC-192 Transceiver Supports FEC G.975 and Digital Wrapper (G.709) Rate ITU-T, Telcordia, and OIF compliant


    Original     		PDF OC-192 16-bit 186-pin OC-192/STM-64 ADN2902

    OTU1

    Abstract: XIP2174 Paxonet Communications OC48 ISE4 OTN testbench
    Text: STS48 OTN Framer/Digital Wrapper CC381 July 9, 2002 Product Specification AllianceCORE Facts Provided with Core Documentation User Guide, Design Guide EDIF netlist Design File Formats Constraints File cc381.ucf Testbench, test scripts Verification Tool


    Original     		PDF STS48 CC381) cc381 OTU1 XIP2174 Paxonet Communications OC48 ISE4 OTN testbench

    AND Flash

    Abstract: F206 XDS510 JTAG algorithm 0X0003H 0x0000h
    Text: F206 device flash Terminology 1/9/97 • Flash memory array - Physical addressable memory within flash core • Flash Module - Flash core and interface circuit Wrapper • Flash Core - Memory Arrays, I/O buffers, read and program data path and associated control logic


    Original     		PDF 0000h 4000h 0x0003h 0x4003h 0x0002h 0x4002h 0x0001h 0x4001h 0x0000h 0x4000h AND Flash F206 XDS510 JTAG algorithm 0X0003H 0x0000h

    fpga frame buffer vhdl examples

    Abstract: axi wrapper matched filter in vhdl RGMII SGMII zynq axi ethernet software example 0x748 verilog code for 10 gb ethernet verilog code for mdio protocol vhdl code for ethernet mac spartan 3
    Text: ‘‘‘‘‘‘‘‘Tri-Mode LogiCORE IP Virtex-6 FPGA Embedded Tri-Mode Ethernet MAC Wrapper v2.3 DS835 April 24, 2012 Product Specification Introduction LogiCORE IP Facts Table The LogiCORE IP Virtex -6 FPGA Embedded Tri-Mode Ethernet MAC Wrapper is comprised of the


    Original     		PDF DS835 fpga frame buffer vhdl examples axi wrapper matched filter in vhdl RGMII SGMII zynq axi ethernet software example 0x748 verilog code for 10 gb ethernet verilog code for mdio protocol vhdl code for ethernet mac spartan 3

    virtex-6 ML605 user guide

    Abstract: verilog code for mdio protocol zynq axi ethernet software example fpga frame buffer vhdl examples example ml605 ethernet DS835 sgmii mode sfp axi wrapper verilog code for 10 gb ethernet vhdl code for ethernet mac spartan 3
    Text: ‘‘‘‘‘‘‘‘Tri-Mode LogiCORE IP Virtex-6 FPGA Embedded Tri-Mode Ethernet MAC Wrapper v2.2 DS835 October 19, 2011 Product Specification Introduction LogiCORE IP Facts Table The LogiCORE IP Virtex -6 FPGA Embedded Tri-Mode Ethernet MAC Wrapper is comprised of the


    Original     		PDF DS835 virtex-6 ML605 user guide verilog code for mdio protocol zynq axi ethernet software example fpga frame buffer vhdl examples example ml605 ethernet sgmii mode sfp axi wrapper verilog code for 10 gb ethernet vhdl code for ethernet mac spartan 3

    OTU DWDM

    Abstract: BCM8512 HSBGA LA 8512 BCM8511B 69313
    Text: BCM8512 PRODUCT Brief 10G DWDM TRANSPORT PROCESSOR WITH 10GigE SUPPORT B C M 8 5 1 2 S U M M A R Y F E AT U R E S • G.709 digital wrapper Provides FEC statistics: total corrected bits, corrected • bytes and uncorrectable blocks • G.975 Reed-Solomon RS 255,239 FEC


    Original     		PDF BCM8512 10GigE BCM8512 BCM8511B 8512-PB03-R-10 OTU DWDM HSBGA LA 8512 69313

    Internal diagram of ic 7495

    Abstract: optical regenerator OTN SWITCH regenerator in optical 0936A TFEC0410G BA 1153 code of encoder and decoder in rs(255,239) sdh regenerator ic 7495 data sheet
    Text: Product Brief March 2001 TFEC0410G 40 Gbits/s Optical Networking Interface With Strong FEC and Digital Wrapper Features • ■ Versatile IC supports single 2488 Mbits/s 16 bits at 155 Mbits/s , quad 2488 Mbits/s (4 bits at 622 Mbits/s), and single 9952 Mbits/s (16 bits at


    Original     		PDF TFEC0410G STS-48/ STM-16 STS-192/STM-64 STS-48/STM-16 PB01-014SONT PN00-024SONT) Internal diagram of ic 7495 optical regenerator OTN SWITCH regenerator in optical 0936A BA 1153 code of encoder and decoder in rs(255,239) sdh regenerator ic 7495 data sheet

    iar 8051 examples

    Abstract: IBM powerpc 405gp 196 IBM powerpc 405gp 405GP
    Text: OPB Interrupt Controller v1.00c DS473 December 1, 2005 Product Specification Introduction LogiCORE Facts An Interrupt Controller is composed of a bus-centric wrapper containing the IntC core and a bus interface. The IntC core is a simple, parameterized interrupt


    Original     		PDF DS473 iar 8051 examples IBM powerpc 405gp 196 IBM powerpc 405gp 405GP

    RAM64K36

    Abstract: wd19 RD23 RAM256X9 WD21
    Text: A pp l i c a t i o n N o t e A C 1 7 7 Implementing Multi-Port Memories in Axcelerator Devices I n tro du ct i on This application note describes a user configurable VHDL wrapper for implementing dual-port and quad-port memory structures using a small number of programmable logic tiles


    Original     		PDF 128x36, 256x18, 512x9, RAM64K36 wd19 RD23 RAM256X9 WD21

    UG198

    Abstract: DS601 ROCKETIO vhdl code for pci express OC48 UG204 XILINX PCIE aurora GTX Virtex - II Family FPGA virtex ucf file 6
    Text: Virtex-5 FPGA RocketIO GTX Transceiver Wizard v1.4 DS601 June 27, 2008 Product Specification Introduction LogiCORE IP Facts The LogiCORE IP RocketIO™ GTX Transceiver Wizard automates the task of creating HDL wrappers 1 to configure the high-speed serial GTX


    Original     		PDF DS601 UG198 ROCKETIO vhdl code for pci express OC48 UG204 XILINX PCIE aurora GTX Virtex - II Family FPGA virtex ucf file 6

    Z0166

    Abstract: No abstract text available
    Text: DATA SHEET O K I A S I C P R O D U C T S Z0166 USB 2.0 Device Controller APB Wrapper Virtual Component Soft IP August 2002 PLAT-7C ARM7TDMI“ -Based Integration Platform Oki Semiconductor VC Data Sheet Z0166 Soft VC USB 2.0 Device Controller APB Wrapper Functional Overview


    Original     		PDF Z0166 Z0166 UDC20)

    danube

    Abstract: amcc s7022 S2018 s7022 vcsel s19203 amcc vcsel BIP-8 amcc S19203 S4805 10G serdes 2.5 quad
    Text: PRELIMINARY MATERIAL Part Number S2509 Confidential and Proprietary Revision 1.00 – December 21, 2001 S2509 PRODUCT BRIEF Quad 2.488–2.677 Gbps SONET/SDH/Digital Wrapper Backplane SerDes FEATURES • • • • Operating Modes - SONET/SDH STS-192/STM-64


    Original     		PDF S2509 STS-192/STM-64 STS-48/STM-16 D583/R870 danube amcc s7022 S2018 s7022 vcsel s19203 amcc vcsel BIP-8 amcc S19203 S4805 10G serdes 2.5 quad

    object oriented programming

    Abstract: wind river Unix System Laboratories
    Text: REAL-TIME OPERATING SYSTEMS WIND RIVER SYSTEMS, INC. Wind Foundation Classes • ■ ■ ■ ■ Object Oriented Interface to I/O, Data Structures, Algorithms and Vxworks Functions Vxworks Wrapper Classes - C+ Interface to Vxworks* C Libraries Iostreams - Stdio Equivalent Functionality


    Original     		PDF Intel386TM Intel486TM 545-WIND object oriented programming wind river Unix System Laboratories

    M8260

    Abstract: Marking W36 AG34 Frequency detector 31n w6 marking w35 W39 marking AP36
    Text: Hardware Design Guide July 2002 TFEC0410G 2.5/10 Gbits/s Optical Networking Interface with Strong/Weak FEC and Digital Wrapper 1 Document Organization This document is primarily intended for designers and engineers whom require I/O characteristics for board


    Original     		PDF TFEC0410G DS02-229SONT M8260 Marking W36 AG34 Frequency detector 31n w6 marking w35 W39 marking AP36

    virtex ucf file 6

    Abstract: UG198 ROCKETIO DS601 OC48 UG204 aurora GTX verilog code for pci express XILINX PCIE Virtex - II Family FPGA
    Text: Virtex-5 FPGA RocketIO GTX Transceiver Wizard v1.6 DS601 June 24, 2009 Product Specification Introduction LogiCORE IP Facts The LogiCORE IP RocketIO™ GTX Transceiver Wizard automates the task of creating HDL wrappers 1 to configure the high-speed serial GTX


    Original     		PDF DS601 virtex ucf file 6 UG198 ROCKETIO OC48 UG204 aurora GTX verilog code for pci express XILINX PCIE Virtex - II Family FPGA

    vhdl code for ethernet mac spartan 3

    Abstract: TEMAC bench 2800 LocalLink sgmii fpga datasheets 1000BASE-X 1000X XAPP691 RGMII constraints verilog code for MII phy interface
    Text: Virtex-4 FPGA Embedded Tri-Mode Ethernet MAC Wrapper v4.7 Getting Started Guide UG240 April 24, 2009 R R Xilinx is providing this product documentation, hereinafter “Information,” to you “AS IS” with no warranty of any kind, express or implied. Xilinx makes no representation that the Information, or any particular implementation thereof, is free from any claims of infringement. You


    Original     		PDF UG240 1000BASE-X vhdl code for ethernet mac spartan 3 TEMAC bench 2800 LocalLink sgmii fpga datasheets 1000BASE-X 1000X XAPP691 RGMII constraints verilog code for MII phy interface

    lattice wrapper verilog with vhdl

    Abstract: fpsc
    Text: FIELD PROGRAMMABLE SYSTEM-ON-A-CHIP ORCA FPSC Design Kits System-Level Design Made Easy! Lattice’s FPSC Design Kits compatible with over 30 VHDL and Verilog simulators. SmartModel simulation wrappers are included and support various simulators. For more information on these


    Original     		PDF 1-800-LATTICE lattice wrapper verilog with vhdl fpsc

    Untitled

    Abstract: No abstract text available
    Text: product brief Intel IXF30007 Enhanced Digital Wrapper for Ultra Long-Haul Transmission Systems The Intel® IXF30007 is a fully compliant G.709 digital wrapper device that covers most Optical Transport Network OTN applications on a single chip. Built on the technology developed


    Original     		PDF IXF30007 IXF30007 IXF30001 FEC100) 10Gbit/s USA/0201/7K/MGS/DC

    ULTRA FEC

    Abstract: 709G BCM8511 FEC 10G CDR otu2
    Text: BCM8511 PRODUCT Brief 10G DWDM B C M 8 5 1 1 TRANSPORT F E AT U R E S Single-chip 10G DWDM transport processor integrates • 9.953/10.664/10.709 Gbps transceiver, G.709 Digital • • • • • • • • • • • • • • • • • • Wrapper DW , (v8.3, 10/9/2000), G.975 Forward


    Original     		PDF BCM8511 16-bit OC-192 8511-PB00-R-3 ULTRA FEC 709G BCM8511 FEC 10G CDR otu2

    BMA 150

    Abstract: STS-192 STS-48 TFEC0410G MC68360 MPC860 wiper 100 pll 16-POL
    Text: a e re 8 AdLib systems OCR Evaluation Operational Description July 2002 TFEC041OG 2 .5/10 Gbits/s Optical Networking Interface with Strong/Weak FEC and Digital Wrapper 1 Document Organization This document is primarily intended for designers who require design implementation information and block


    Original     		PDF TFEC041OG TFEC0410G DS02-232SONT BMA 150 STS-192 STS-48 MC68360 MPC860 wiper 100 pll 16-POL