X-TAL 25MHZ Search Results
X-TAL 25MHZ Result Highlights (5)
Part | ECAD Model | Manufacturer | Description | Download | Buy |
---|---|---|---|---|---|
D82C284-12 |
![]() |
82C284 - Processor Specific Clock Generator, 25MHz, CMOS, CDIP18 |
![]() |
![]() |
|
MSP430F5438ACY |
![]() |
16-BIT, FLASH, 25MHz, RISC MICROCONTROLLER, UUC, GREEN, DIE |
![]() |
||
MSP430F5510CY |
![]() |
16-BIT, FLASH, 25MHz, RISC MICROCONTROLLER, UUC, GREEN, DIE |
![]() |
||
OPA2156IDGKR |
![]() |
36-V, Low Noise(4nV/√Hz), Wide-Bandwidth(25MHz), Precision Rail-to-Rail In/Out Operational Amplifier |
![]() |
![]() |
|
MSP430F5151IYFFT |
![]() |
25MHz MCU with Two 16-bit High Res Timers, 16KB flash, 2KB RAM, 16-channel Comparator 40-DSBGA -40 to 85 |
![]() |
![]() |
X-TAL 25MHZ Datasheets Context Search
Catalog Datasheet | Type | Document Tags | |
---|---|---|---|
Contextual Info: July, 1994 INC. Industrial TM PA7140I PEEL Array Programmable Electrically Erasable Logic Array Features I Industrial Grade Specifications • High-Speed, Moderate Power Consumption - Vcc = 4.5V to 5.5V, TA = -40 to +85°C - Reprogrammable in 40-pin DIP and |
OCR Scan |
PA7140I 40-pin 44-pin 17ns/25ns 110mA PA7140I-2 PA7140I-25. 25MHz, | |
Contextual Info: July, 1994 INC. Industrial TM PA7128I PEEL Array Programmable Electrically Erasable Logic Array Features I Industrial Grade Specifications - Vcc = 4.5V to 5.5V, TA = -40 to +85=C - Reprogrammable 28-pin DIP, SOIC, and 28-pin PLCC packages • High-Speed, Moderate Power Consumption |
OCR Scan |
PA7128I 28-pin 12ns/20ns 105mA 10-bit 000151e | |
Contextual Info: Commercial/ Industrial INC. TM PA7128 PEEL Array Programmable Electrically Erasable Logic Array Features • CMOS Electrically Erasable Technology - Reprogrammable in 28-pin DIP, SOIC, and PLCC packages I Versatile Logic Array Architecture - 12 l/Os, 14 inputs, 36 registers/latches |
OCR Scan |
PA7128 28-pin 9ns/19. 25MHz, 9/15ns 12/20ns | |
Contextual Info: July, 1994 INC. Commercial PA7128 PEEL Array Programmable Electrically Erasable Logic Array Features • CMOS Electrically Erasable Technology - Reprogrammable in 28-pin DIP, SOIC, and PLCC packages ■ High-Speed, Moderate Power Consumption - As fast as 9ns/15ns tpdi/tpdx , 83.3MHz fmax |
OCR Scan |
PA7128 28-pin 9ns/15ns Compa17. PA7128-1 PA7128-15. PA7128-2 PA7128-20. 25MHz, | |
TLC 555
Abstract: ICT Peel
|
OCR Scan |
PA7128 28-pin 9ns/15ns 25MHz, 04-02-027D PA7128 PA7128P-15 PA7128J-15 PA7128S-15 PA7128P-20 TLC 555 ICT Peel | |
Contextual Info: July, 1994 Commercial INC. TM PA7140 PEEL Array Programmable Electrically Erasable Logic Array Features I CMOS Electrically Erasable Technology - Reprogrammable in 40-pin DIP and 44-pin P LC C packages • High-Speed, Moderate Power Consumption - As fast as 13ns/20ns tpdi/tpd , 66.6MHz fmax |
OCR Scan |
PA7140 40-pin 44-pin 13ns/20ns 100mA PA7140-1 PA7140-20. PA7140-2 PA7140-25. 25MHz, | |
Contextual Info: July, 1994 INC. Commercial TM PA7128 PEEL Array Programmable Electrically Erasable Logic Array Features • CMOS Electrically Erasable Technology - Reprogrammable in 28-pin DIP, SOIC, and PLCC packages I High-Speed, Moderate Power Consumption - As fast as 9ns/15ns tpdi/tpdx , 83.3MHz fmax |
OCR Scan |
PA7128 28-pin 9ns/15ns PA7128-1 PA7128-15. PA7128-2 PA7128-20. 25MHz, | |
Contextual Info: PA7140 INC. PA7140 PEEL Array Programmable Electrically Erasable Logic Array Features • Versatile Logic Array Architecture - ■ ■ 24 l/Os, 14 inputs, 60 registers/latches Up to 72 logic cell output functions PLA structure w ith true product-term sharing |
OCR Scan |
PA7140 PA7140 40-pin 44-pin As7/25ns 17/25ns PA7140JI-25 PA7140JN-25 | |
Contextual Info: Commercial INC. TM PA7024 PEEL Array Programmable Electrically Erasable Logic Array Features • High-Speed, Moderate Power Consumption ■ CMOS Electrically Erasable Technology - As fast as 10ns/15ns tpdi/tpdx , 71.4MHz fmax - ICC 140mA max, 95mA typical |
OCR Scan |
PA7024 10ns/15ns 140mA 24-pin 28pin PA7024-1 PA7024-25. | |
Contextual Info: Commercial INC. TM PA7128 PEEL Array Programmable Electrically Erasable Logic Array Features I CMOS Electrically Erasable Technology - Reprogrammable in 28-pin DIP, SOIC, and PLCC packages I High-Speed, Moderate Power Consumption - As fast as 9ns/15ns tpdi/tpdx , 76.9MHz fmax |
OCR Scan |
PA7128 28-pin 9ns/15ns 135mA PA7128-1 | |
Contextual Info: Commercial/ Industrial INC. TM PA7140 PEEL Array Programmable Electrically Erasable Logic Array Features I CMOS Electrically Erasable Technology - Reprogrammable in 40-pin DIP and 44-pin PLCC packages I Versatile Logic Array Architecture - 24 l/Os, 14 inputs, 60 registers/latches |
OCR Scan |
PA7140 40-pin 44-pin 13ns/2Plastic 28-Pin 004-J 0G01bfi3 0001bfl4 | |
Contextual Info: July, 1994 Industrial PA7128I PEEL Array Programmable Electrically Erasable Logic Array Features • Industrial Grade Specifications - Vcc = 4.5V to 5.5V, TA = -40 to +85°C - Reprogrammable 28-pin DIP, SOIC, and 28-pin PLCC packages ■ High-Speed, Moderate Power Consumption |
OCR Scan |
PA7128I 28-pin 12ns/20ns 105mA PA7128I-2 PA7128I-20. 25MHz, | |
Contextual Info: Preliminary Information 1 , INC. PA7140 PEEL Array CMOS Programmable Electrically Erasable Logic Array Features Flexible Architecture User-Configurable High Density Logic Array — — — — — — Create multi-level l/O-buried logic circuits Over 120 sum-of-products functions |
OCR Scan |
PA7140 150mA 25MHz | |
7024S15Contextual Info: Commercial/ Industrial INC. TM PA7024 PEEL Array Programmable Electrically Erasable Logic Array Features I CMOS Electrically Erasable Technology I High-Speed Commercial and Industrial Versions - Reprogrammable in 24-pin DIP, SOIC, and 28-pin PLCC packages |
OCR Scan |
PA7024 24-pin 28-pin 10ns/15ns rando/20ns PA7024JN-20 13/20ns 7024S-20 7024S15 | |
|
|||
Contextual Info: PA7024 INC. PA7024 PEEL Array Programmable Electrically Erasable Logic Array Features • CMOS Electrically Erasable Technology High-Speed Commercial and Industrial Versions - As fast as 10ns/15ns tpdi/tpdx , 7 1 ,4M Hz (fMAX) - Industrial grade available for 4.5 to 5.5V Vcc |
OCR Scan |
PA7024 PA7024 10ns/15ns 24-pin 28-pin 22V10 idPA7024JN-15 PA7024S-15 PA7024P-20 | |
b83004
Abstract: lc72144 LC72144M B83-004 tDH02 AMIN25 ILC01919 ILC01920 sanyo ccb ILC01922
|
Original |
LC72144M 5377C 160MHz 40MHz 500kHz 103Hz 50MHz 25MHz b83004 lc72144 LC72144M B83-004 tDH02 AMIN25 ILC01919 ILC01920 sanyo ccb ILC01922 | |
Contextual Info: Commercial INC. TM PA7140 PEEL Array Programmable Electrically Erasable Logic Array Features I High-Speed, Moderate Power Consumption • CMOS Electrically Erasable Technology - As fast as 13ns/20ns tpdi/tpd , 58.5MHz fmax - ICC 150mA max, 100mA typical - Reprogrammable in 40-pin DIP and |
OCR Scan |
PA7140 13ns/20ns 150mA 100mA 40-pin 44-pin PA7140-1 PA7140-20. PA7140-2 PA7140-25. | |
AL6002
Abstract: TLC 555 L6002
|
OCR Scan |
PA7024 PA7024 24-pin 28-pin 10ns/15ns Integra024 10/15ns PA7024P-15 PA7024J-15 AL6002 TLC 555 L6002 | |
PA7024P-15Contextual Info: INC. PA7024 PEEL Array Programmable Electrically Erasable Logic Array Features CMOS Electrically Erasable Technology - Reprogrammable in 24-pin DIP, SOIC and 28-pin PLCC packages -Optional JN package for 22V10 power/ground compatibility • Most Powerful 24-pin PLD Available |
OCR Scan |
PA7024 24-pin 28-pin 22V10 10ns/15ns PA7024P-15 | |
ac-dc voltage regulator using SCR circuit diagram
Abstract: intel 2816 eeprom LT1072 design manual AN3113 AN3116 AN3115 wv4 diode TRANSISTOR C106B intel 28F256 scr C106B
|
OCR Scan |
LT1070 50/iA AN-19, AN31-16 ac-dc voltage regulator using SCR circuit diagram intel 2816 eeprom LT1072 design manual AN3113 AN3116 AN3115 wv4 diode TRANSISTOR C106B intel 28F256 scr C106B | |
66758
Abstract: AD10 LC72147V SSOP24 VREG-30 ic 66758
|
Original |
N6675 O1000 LC72147V 25MHz 3175B SSOP24 275mil) O1000 66758 AD10 LC72147V VREG-30 ic 66758 | |
of ic 7499
Abstract: SN74151AJ MSI 74148 SN74LS362 sn74s300 MSI 74148 ic SN54LS383 SN74L154 LA 7376 SN74LS326
|
OCR Scan |
SN5480 SN6482 SN64LS83A SN54LS283 SN54S283 SN5483A SNS4283 SN64H183 SN54LS183 SN7480 of ic 7499 SN74151AJ MSI 74148 SN74LS362 sn74s300 MSI 74148 ic SN54LS383 SN74L154 LA 7376 SN74LS326 | |
Contextual Info: 1 INC._ PA7024 PEEL Array CMOS Programmable Electrically Erasable Logic Array Features Flexible Architecture — Input registers and latches — I/O buried D, T and JK registers with independent clock, preset and reset |
OCR Scan |
PA7024 140mA 25MHz | |
Contextual Info: h i Preliminary Information , INC. PA7128 PEEL Array CMOS Programmable Electrically Erasable Logic Array Features User-Configurable High Density Logic Array — Create multi-level l/O-buried logic circuits — Over 50 sum-of-products functions — 12 I/Os, 12 inputs, 2 Input/system clocks |
OCR Scan |
PA7128 105mA 25MHz |