ZEITNET Search Results

ZEITNET Datasheets Context Search

Catalog Datasheet	Type	Document Tags	PDF
Compaq deskpro Abstract: bios call Contextual Info: USER’S MANUAL NEC Corporation 1996 Document No. S11654EJ1V0UM00 1st edition Date Published December 1996 N Printed in Japan Compaq is a trademark of Compaq Computer Corporation. Deskpro is a registered trademark of Compaq Computer Corporation. Microsoft is a registered trademark of Microsoft Corporation.	OCR Scan	S11654EJ1V0UM00 Compaq deskpro bios call	PDF
,vhdl code for implementation of eeprom Abstract: VHDL code for pci ZIETNET vhdl code for memory card Contextual Info: Conference Paper A VHDL Design Approach to a Master/Target PCI Interface This paper describes a design approach for implementing a peripheral component interconnect PCI interface that allows for the maximum amount of design flexibility while achieving an actual working solution in a relatively short	Original		PDF
intel i960 RISC Abstract: ZN1331 ZIETNET ZEITNET Contextual Info: ATM ZIETNET, INC. ZATM EISA Bus ATM Adapter High-Performance • Built-In DMA Bus Mastering Capabilities Reduce CPU Overhead ■ 32-Bit Bus Interface and Burst Mode Capabilities Allow Maximum Transfer Rates For Greater Speed and Efficiency ■ 16 Traffic Shapers Allow For	Original	32-Bit intel i960 RISC ZN1331 ZIETNET ZEITNET	PDF

Catalog Datasheet

Type

Document Tags

PDF

Compaq deskpro

Abstract: bios call
Contextual Info: USER’S MANUAL NEC Corporation 1996 Document No. S11654EJ1V0UM00 1st edition Date Published December 1996 N Printed in Japan Compaq is a trademark of Compaq Computer Corporation. Deskpro is a registered trademark of Compaq Computer Corporation. Microsoft is a registered trademark of Microsoft Corporation.

OCR Scan

S11654EJ1V0UM00 Compaq deskpro bios call

PDF

,vhdl code for implementation of eeprom

Abstract: VHDL code for pci ZIETNET vhdl code for memory card
Contextual Info: Conference Paper A VHDL Design Approach to a Master/Target PCI Interface This paper describes a design approach for implementing a peripheral component interconnect PCI interface that allows for the maximum amount of design flexibility while achieving an actual working solution in a relatively short

Original

PDF

intel i960 RISC

Abstract: ZN1331 ZIETNET ZEITNET
Contextual Info: ATM ZIETNET, INC. ZATM EISA Bus ATM Adapter High-Performance • Built-In DMA Bus Mastering Capabilities Reduce CPU Overhead ■ 32-Bit Bus Interface and Burst Mode Capabilities Allow Maximum Transfer Rates For Greater Speed and Efficiency ■ 16 Traffic Shapers Allow For

Original

32-Bit intel i960 RISC ZN1331 ZIETNET ZEITNET

PDF