311MBPS Search Results

4413

Abstract: IDT77155 IDT77V400 IDT77V500 IDT77V550 IDT79R36100 IDT79RV3041 IDT79RV4640 osam marking code
Contextual Info: SECTION 2 IDT77V400 Switching Memory 2.1 IDT77V400 Switching Memory Description The IDT77V400 Switching Memory is designed to provide essential data path functionality for switches, concentrators and expanders in Asynchronous Transfer Mode ATM Networks. The IDT77V400 supports aggregate data throughput at rates up to 1.24 Gbps and has 8192

capacitor aec

Abstract: 8281 CLC014 CLC014AJE M14A SD014EVK
Contextual Info: CLC014 Adaptive Cable Equalizer for High-Speed Data Recovery General Description National’s CLC014 adaptive cable equalizer is a low-cost monolithic solution for equalizing data transmitted over cable or any media with similar dispersive loss characteristics .

1kx4

Abstract: ALTERA MAX 3000 Altera MAX V CPLD PQFP ALTERA 160 Q302 EP1C12 altera TQFP 32 PACKAGE altera cyclone 3 F324 Altera
Contextual Info: Семейство Cyclone Copyright 2003 Altera Corporation 1 Семейства микросхем Altera „ Семейства программируемой логики – FPGA высокой и средней степени интеграции;

IDT77155

Abstract: IDT77V400 IDT77V500 IDT77V550 IDT79R36100 IDT79RV3041 IDT79RV4640 s-link
Contextual Info: SECTION 3 IDT77V500 Switch Controller 3.1 IDT77V500 Switch Controller Description The IDT77V500 manages the IDT77V400, a single device shared memory ATM switch. The IDT77V400 provides cell buffers implemented in Fusion Memory technology and, as the name implies, a data path for ATM cells. It also provides a means by which an external

CLC014AJE

Abstract: CLC014 M14A
Contextual Info: CLC014 Adaptive Cable Equalizer for High-Speed Data Recovery General Description National’s CLC014 adaptive cable equalizer is a low-cost monolithic solution for equalizing data transmitted over cable or any media with similar dispersive loss characteristics .

qfn-44 PACKAGE footprint

Contextual Info: KIT ATION EVALU E L B AVAILA 19-2215; Rev 6; 10/07 +3.3V, 2.5Gbps/2.7Gbps, SDH/SONET 4:1 Serializer with Clock Synthesis The MAX3892 serializer is ideal for converting 4-bitwide, 622Mbps parallel data to 2.5Gbps serial data in DWDM and SONET/SDH applications. A 4 ✕ 4-bit FIFO

IDT77155

Abstract: IDT77V400 IDT77V500 IDT77V550 IDT79R36100 IDT79RV3041 IDT79RV4640 3606
Contextual Info: SWITCHStARTM ATM CELL BASED 8 X 8 PRELIMINARY 1.24Gbps NON-BLOCKING IDT77V400 INTEGRATED SWITCHING MEMORY Features ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ Single chip supports an 8 x 8 port switch at 155Mbps per port Fusion MemoryTM technology utilized to provide the

logic diagram to setup adder and subtractor

Abstract: EP1C12 tms 2000 c51002
Contextual Info: Section I. Cyclone FPGA Family Data Sheet This section provides designers with the data sheet specifications for Cyclone devices. The chapters contain feature definitions of the internal architecture, configuration and JTAG boundary-scan testing information,

tms 3899

Abstract: lot Code Formats altera cyclone EPC8 bios fail EPM3032 EP1C12F
Contextual Info: Section I. Cyclone FPGA Family Data Sheet This section provides designers with the data sheet specifications for Cyclone devices. The chapters contain feature definitions of the internal architecture, configuration and JTAG boundary-scan testing information,

CLC014

Abstract: CLC014AJE M14A
Contextual Info: CLC014 Adaptive Cable Equalizer for High-Speed Data Recovery General Description National’s CLC014 adaptive cable equalizer is a low-cost monolithic solution for equalizing data transmitted over cable or any media with similar dispersive loss characteristics .

666Hz

Contextual Info: 19-2215; Rev 0; 11/01 +3.3V, 2.5Gbps/2.7Gbps, SDH/SONET 4:1 Serializer with Clock Synthesis Operating from a single 3.3V supply, this device accepts low-voltage differential-signal LVDS clock and data inputs for interfacing with high-speed digital circuitry, and delivers current-mode logic (CML) serial

77V400

Abstract: 77V500 IDT77010 IDT77155 IDT77V400 IDT77V500 OC-24
Contextual Info: WAN Concentrator Design using SWITCHStARTM Introduction APPLICATION BRIEF AB-223 SWITCHStAR Advantages The Wide Area Network WAN is a high-performance, ATM based network that facilitates long distance communication. A key function in this network is the need to concentrate lower speed ATM traffic and feed it into

CSA907T

Abstract: transistor 1N4148
Contextual Info: CLC014 Adaptive Cable Equalizer for High-Speed Data Recovery General Description National’s CLC014 adaptive cable equalizer is a low-cost monolithic solution for equalizing data transmitted over cable or any media with similar dispersive loss characteristics .

jtag pin

Abstract: PQFP ALTERA 160 EP1C12
Contextual Info: 1. Introduction C51001-1.4 Introduction The Cyclone field programmable gate array family is based on a 1.5-V, 0.13- m, all-layer copper SRAM process, with densities up to 20,060 logic elements LEs and up to 288 Kbits of RAM. With features like phaselocked loops (PLLs) for clocking and a dedicated double data rate (DDR)

JESD87

Abstract: AN253
Contextual Info: Using Selectable I/O Standards in Cyclone Devices February 2003, ver. 1.1 Introduction Application Note 253 The proliferation of I/O standards and the need for improved I/O performance have made it critical that low-cost devices have flexible I/O capabilities. Selectable I/O capabilities such as SSTL-2, SSTL-3, and

Contextual Info: 19-2215; Rev 2; 3/06 +3.3V, 2.5Gbps/2.7Gbps, SDH/SONET 4:1 Serializer with Clock Synthesis The MAX3892 serializer is ideal for converting 4-bitwide, 622Mbps parallel data to 2.5Gbps serial data in DWDM and SONET/SDH applications. A 4 ✕ 4-bit FIFO allows for any static delay between the parallel output

B1416

Abstract: E1113 1CS MARKING IDT77V400 IDT77V500 IDT77V550 13-bitcell m1416 s156 A1516
Contextual Info: IDT77V400 SwitchStarTM ATM Cell Based 8 x 8 1.2Gbps non-blocking Integrated Switching Memory Features List ! Single chip supports an 8 x 8 port switch at 155Mbps per port ! Central Memory Architecture eliminates Head-of-Line Blocking by sharing the memory array with all ports

"Fast Cycle RAM"

Abstract: altera cyclone 3 pins BGA and QFP Package 256 PIN QFP ALTERA DIMENSION 100 PIN tQFP ALTERA DIMENSION 256-pin Plastic BGA EP1C12 100 PIN PQFP ALTERA DIMENSION 240 PIN QFP ALTERA DIMENSION cyclone serial interface
Contextual Info: 1. Introduction C51001-1.5 Introduction The Cyclone field programmable gate array family is based on a 1.5-V, 0.13- m, all-layer copper SRAM process, with densities up to 20,060 logic elements LEs and up to 288 Kbits of RAM. With features like phase-locked loops (PLLs) for clocking and a dedicated double data rate

Contextual Info: KIT ATION EVALU E L B AVAILA 19-2215; Rev 6; 10/07 +3.3V, 2.5Gbps/2.7Gbps, SDH/SONET 4:1 Serializer with Clock Synthesis The MAX3892 serializer is ideal for converting 4-bitwide, 622Mbps parallel data to 2.5Gbps serial data in DWDM and SONET/SDH applications. A 4 ✕ 4-bit FIFO

diode zener ph c5v1

Abstract: 64 bit carry-select adder verilog code lt1085 linear 6c1330 lot Code Formats altera cyclone FPGA based dma controller using vhdl EIA standards 783 precision shunt regulators 431 ic a 4503 DSA00471137.txt
Contextual Info: Cyclone Device Handbook, Volume 1 Preliminary Information 101 Innovation Drive San Jose, CA 95134 408 544-7000 http://www.altera.com C5V1-1.4 Copyright 2003 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and

JESD85

Abstract: JESD89A
Contextual Info: Using Selectable I/O Standards in Cyclone Devices September 2002, ver. 1.0 Introduction Application Note 253 The proliferation of I/O standards and the need for improved I/O performance have made it critical that low-cost devices have flexible I/O capabilities. Selectable I/O capabilities such as SSTL-2, SSTL-3, and

MAX3273

Abstract: MAX3882 MAX3892 MAX3892EGH 1024EP
Contextual Info: KIT ATION EVALU E L B AVAILA 19-2215; Rev 6; 10/07 +3.3V, 2.5Gbps/2.7Gbps, SDH/SONET 4:1 Serializer with Clock Synthesis The MAX3892 serializer is ideal for converting 4-bitwide, 622Mbps parallel data to 2.5Gbps serial data in DWDM and SONET/SDH applications. A 4 ✕ 4-bit FIFO

MAX3886

Abstract: mvco SDI pattern generator ic 4063 smd PEC36SAAN TAJB336K010R R69-R76
Contextual Info: 19-4063; Rev 0; 2/08 MAX3886 Evaluation Kit The MAX3886 evaluation kit EV kit is a fully assembled and tested demonstration board that simplifies evaluation of the MAX3886 BPON/GPON CDR with serializer/ deserializer. The EV kit operates from a single +3.3V

CLC001

Abstract: CLC005 CLC006 CLC007 CLC012 CLC014 CLC016 CLC018 CLC001CLC012
Contextual Info: Application Brief 長距離の高速伝送を実現する3.3Vケーブル・ドライバとイコライザ Gary Melchior アプリケーション概要 105 シリアル・デジタル・インタフェースで最も 重要な構成要素であるケーブル・イコライザ