Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    74F113 Search Results

    SF Impression Pixel

    74F113 Price and Stock

    onsemi 74F113PC

    IC FF JK TYPE DUAL 1BIT 14DIP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey 74F113PC Tube 25
    • 1 -
    • 10 -
    • 100 $0.472
    • 1000 $0.472
    • 10000 $0.472
    		Buy Now

    Rochester Electronics LLC 74F113SJ

    J-K FLIP-FLOP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey 74F113SJ Bulk 1,110
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 $0.27
    		Buy Now

    Rochester Electronics LLC 74F113SCX

    J-K FLIP-FLOP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey 74F113SCX Bulk 2,219
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 $0.14
    		Buy Now

    Rochester Electronics LLC 74F113SJX

    J-K FLIP-FLOP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey 74F113SJX Bulk 1,902
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 $0.16
    		Buy Now

    SIGNETICS/PHILIPS N74F113D

    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Bristol Electronics N74F113D 2,615
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Get Quote
    Find more 74F113 price and stock on Findchips.com

    74F113 Datasheets (27)

    Part ECAD Model Manufacturer Description Curated Datasheet Type PDF
    74F113 Fairchild Semiconductor Dual JK Negative Edge-Triggered Flip-Flop Original PDF
    74F113 Fairchild Semiconductor Dual JK Negative Edge-Triggered Flip-Flop Original PDF
    74F113 Philips Semiconductors Dual J-K negative edge-triggered flip-flops without reset Original PDF
    74F113DC Unknown Historical semiconductor price guide (US$ - 1998). From our catalog scanning project. Historical PDF
    74F113DC National Semiconductor Dual JK Negative Edge Triggered Flip-Flop Scan PDF
    74F113DM National Semiconductor Dual JK Negative Edge Triggered Flip-Flop Scan PDF
    74F113PC Fairchild Semiconductor Dual JK Negative Edge-Triggered Flip-Flop Original PDF
    74F113PC Fairchild Semiconductor Dual JK Negative Edge-Triggered Flip-Flop Original PDF
    74F113PC National Semiconductor Dual JK Negative Edge-Triggered Flip-Flop Original PDF
    74F113PC Fairchild Semiconductor Dual JK Negative Edge-Triggered Flip-Flop Scan PDF
    74F113PC Unknown Historical semiconductor price guide (US$ - 1998). From our catalog scanning project. Historical PDF
    74F113PCQR Unknown Historical semiconductor price guide (US$ - 1998). From our catalog scanning project. Historical PDF
    74F113PCX Fairchild Semiconductor Dual JK Negative Edge-Triggered Flip-Flop Original PDF
    74F113QC Unknown Historical semiconductor price guide (US$ - 1998). From our catalog scanning project. Historical PDF
    74F113SC Fairchild Semiconductor Dual JK Negative Edge-Triggered Flip-Flop Original PDF
    74F113SC Fairchild Semiconductor Dual JK Negative Edge-Triggered Flip-Flop Original PDF
    74F113SC National Semiconductor Dual JK Negative Edge-Triggered Flip-Flop Original PDF
    74F113SC Fairchild Semiconductor Dual JK Negative Edge-Triggered Flip-Flop Scan PDF
    74F113SC Unknown Historical semiconductor price guide (US$ - 1998). From our catalog scanning project. Historical PDF
    74F113SCX Fairchild Semiconductor Dual JK Negative Edge-Triggered Flip-Flop Original PDF

    74F113 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    74F113

    Abstract: 74F113PC 74F113SC 74F113SJ M14A M14D MS-001 N14A
    Text: Revised July 1999 74F113 Dual JK Negative Edge-Triggered Flip-Flop General Description The 74F113 offers individual J, K, Set and Clock inputs. When the clock goes HIGH the inputs are enabled and data may be entered. The logic level of the J and K inputs may be changed when the clock pulse is HIGH and the flipflop will perform according to the Truth Table as long as


    Original     		PDF 74F113 74F113 74F113SC 14-Lead 74F113PC 74F113SC 74F113SJ M14A M14D MS-001 N14A

    E 94733

    Abstract: E 94733 3 74F113 74F113PC 74F113SC 74F113SJ C1995 F113 M14A M14D
    Text: 74F113 Dual JK Negative Edge-Triggered Flip-Flop General Description The ’F113 offers individual J K Set and Clock inputs When the clock goes HIGH the inputs are enabled and data may be entered The logic level of the J and K inputs may be changed when the clock pulse is HIGH and the flip-flop will


    Original     		PDF 74F113 74F113PC 74F113SC 14-Lead E 94733 E 94733 3 74F113 74F113PC 74F113SC 74F113SJ C1995 F113 M14A M14D

    Untitled

    Abstract: No abstract text available
    Text: Philips Semiconductors Product specification Dual J-K negative edge-triggered flip-flops without reset FEATURE 74F113 PIN CONFIGURATION • Industrial temperature range available –40°C to +85°C CP0 1 14 VCC K0 2 13 CP1 DESCRIPTION The 74F113, dual negative edge-triggered JK-type flip-flop, features


    Original     		PDF 74F113 74F113, 500ns SF00006

    schmitt trigger non inverting

    Abstract: 74F864 3 bit magnitude comparator 74F154 74F579 74F5300 equivalent multiplexer 30 pin QUAD D FLIP-FLOP "FAST TTL" 74*545
    Text: Philips Semiconductors Section 2 FAST TTL Logic Devices FAST TTL Logic Series CONTENTS 74F00 74F02 74F04 74F06 74F06A 74F07 74F07A 74F08 74F10 74F11 74F14 74F20 74F27 74F30 74F32 74F37 74F38 74F51 74F64 74F74 74F85 74F86 74F109 74F112 74F113 74F125 74F126


    Original     		PDF 74F00 74F02 74F04 74F06 74F06A 74F07 74F07A 74F08 74F10 74F11 schmitt trigger non inverting 74F864 3 bit magnitude comparator 74F154 74F579 74F5300 equivalent multiplexer 30 pin QUAD D FLIP-FLOP "FAST TTL" 74*545

    74F113

    Abstract: I74F113D I74F113N N74F113D N74F113N
    Text: INTEGRATED CIRCUITS 74F113 Dual J-K negative edge-triggered flip-flops without reset Product specification IC15 Data Handbook Philips Semiconductors 1991 Feb 14 Philips Semiconductors Product specification Dual J-K negative edge-triggered flip-flops without reset


    Original     		PDF 74F113 74F113, 74F113 I74F113D I74F113N N74F113D N74F113N

    74F113

    Abstract: M14A M14D MS-001 N14A 74F113PC 74F113SC 74F113SJ
    Text: Revised September 2000 74F113 Dual JK Negative Edge-Triggered Flip-Flop General Description The 74F113 offers individual J, K, Set and Clock inputs. When the clock goes HIGH the inputs are enabled and data may be entered. The logic level of the J and K inputs


    Original     		PDF 74F113 74F113 74F113SC 14-Lead M14A M14D MS-001 N14A 74F113PC 74F113SC 74F113SJ

    74F113

    Abstract: F113 M14A M14D N14A 74F113PC 74F113SC 74F113SJ
    Text: 74F113 Dual JK Negative Edge-Triggered Flip-Flop Asynchronous input: General Description The ’F113 offers individual J, K, Set and Clock inputs. When the clock goes HIGH the inputs are enabled and data may be entered. The logic level of the J and K inputs may be


    Original     		PDF 74F113 74F113PC 14-Lead 74F113 F113 M14A M14D N14A 74F113PC 74F113SC 74F113SJ

    Untitled

    Abstract: No abstract text available
    Text: S E M IC O N D U C T O R tm 74F113 Dual JK Negative Edge-Triggered Flip-Flop Asynchronous input: G en eral D escrip tio n The ’F113 offers individual J, K, Set and Clock inputs. When the clock goes HIGH the inputs are enabled and data may be entered. The logic level of the J and K inputs may be


    OCR Scan     		PDF 74F113

    KL SN 102

    Abstract: 74F113 74F113PC 74F113SC 74F113SJ M14A M14D MS-001 N14A
    Text: Revised July 1999 E M IC D N D U C T D R T M 74F113 Dual JK Negative Edge-Triggered Flip-Flop transferred to the outputs on the falling edge of the clock pulse. General Description T he 74F113 offers individual J, K, Set and C lo ck inputs. W hen the clock goes H IGH the inputs are enabled and


    OCR Scan     		PDF 74F113 74F113 KL SN 102 74F113PC 74F113SC 74F113SJ M14A M14D MS-001 N14A

    Untitled

    Abstract: No abstract text available
    Text: S E M IC O N D U C T O R tm 74F113 Dual JK Negative Edge-Triggered Flip-Flop General Description Asynchronous input: The ’F113 offers individual J, K, Set and Clock inputs. When the clock goes HIGH the inputs are enabled and data may be entered. The logic level of the J and K inputs may be


    OCR Scan     		PDF 74F113 74F113PC 14-Lead

    Untitled

    Abstract: No abstract text available
    Text: rnm ps oem iconaucior*-digneucs r A d i rro a u cis rro a u c i specmcauon Dual J - K negative edge-triggered flip-flops without reset 74F113 FEATURE TYPE TYPICAL fm, TYPICAL SUPPLY CURRENT* TOTAL • Industrial temperature range available -40°C to +85°C)


    OCR Scan     		PDF 74F113 100MHz 74F113, 500ns

    F-113

    Abstract: F113 74f113
    Text: 113 54F/74F113 Connection Diagrams Dual JK Edge-Triggered Flip-Flop Description T he ’ F113 o ffe rs in d iv id u a l J, K, S et an d C lo c k in p u ts . W hen th e c lo c k g o e s H IG H th e in p u ts are e n a b le d and d a ta m ay be e n te re d . T he lo g ic


    OCR Scan     		PDF 54F/74F113 54F/74F F-113 F113 74f113

    Untitled

    Abstract: No abstract text available
    Text: E M ¡ C O N D U C T O R Revised July 1999 TM 74F113 Dual JK Negative Edge-Triggered Flip-Flop General Description The 74F113 offers individual J, K, Set and Clock inputs. When the clock goes HIGH the inputs are enabled and data may be entered. The logic level of the J and K inputs


    OCR Scan     		PDF 74F113 74F113SC 74F113SJ 74F113PC

    u2 ic

    Abstract: No abstract text available
    Text: S3 Semiconductor National ÆM 54F/74F113 Dual J K Negative Edge-Triggered Flip-Flop General Description The ’F 1 13 offers individual J, K, Set and Clock inputs. When the clock goes HIGH the inputs are enabled and data may be entered. The logic level of the J and K inputs may be


    OCR Scan     		PDF 54F/74F113 u2 ic

    Untitled

    Abstract: No abstract text available
    Text: 113 54F/74F113 Connection Diagrams Dual JK Edge-Triggered Flip-Flop Description The ’ F113 offers individual J, K, Set and C lo c k inputs. W hen the c lo c k goes HIGH the inputs are enabled and data may be entered. The logic level of the J and K in puts may be changed when the c lo c k pu lse is HIGH


    OCR Scan     		PDF 54F/74F113 54F/74F

    Untitled

    Abstract: No abstract text available
    Text: M M O T O R O L A MC54F113 74F113 Advance Information DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP DESCRIPTION — MC54F/74F113 offers individual J, K, Set and Clock inputs. When the clock goes HIGH the inputs are enabled and data may be entered. The logic level of the J and K inputs


    OCR Scan     		PDF MC54F/74F113 MC54F113 MC74F113 MC54F/74F113

    Untitled

    Abstract: No abstract text available
    Text: Mj MOTOROLA MC54F/74F113 P r o d u ct P rev iew DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP DESCRIPTION — MC54F/74F113 offers individual J, K, Set and Clock inputs. When the clock goes HIGH the inputs are enabled and data may be entered. The logic level of the J and K inputs


    OCR Scan     		PDF MC54F/74F113 MC54F/74F113 54/74F

    Untitled

    Abstract: No abstract text available
    Text: c*> National Semiconductor 74F113 Dual JK Negative Edge-Triggered Flip-Flop General Description Asynchronous input: LOW input to 3 q sets Q to HIGH level Set is independent of clock The ’F113 offers individual J, K, Set and Clock inputs. When the clock goes HIGH the inputs are enabled and data may


    OCR Scan     		PDF 74F113 74F113PC 74F113SC 74F113SJ

    Untitled

    Abstract: No abstract text available
    Text: Signetics FAST 74F113 Flip-Flop Dual J-K Negative Edge-Triggered Flip-Flops Without Reset Product Specification FAST Products DESCRIPTION The 74F113, Dual Negative Edge-Triggered JK-Type Flip-Flop, features individ­ ual J, K, Clock CP and Set (SQ) inputs,


    OCR Scan     		PDF 74F113 74F113, 74F113 500ns

    54F10

    Abstract: 74F10 F113
    Text: NATIONAL SEMICOND -CLOGIO IDE D | bSDIISS Q0b711S T | T ~ ^ f e - 0 7 - 0 7 VWA National Æüà Semiconductor " 54F/74F113 Dual JK Negative Edge-Triggered Flip-Flop General Description The ’F113 offers individual J, K, Set and Clock inputs. When the clock goes HIGH the inputs are enabled and data may


    OCR Scan     		PDF bSD1122 00b711S 54F/74F113 54F10 74F10 F113

    Untitled

    Abstract: No abstract text available
    Text: Semiconductor August 1995 74F113 Dual JK Negative Edge-Triggered Flip-Flop General Description The ’F113 offers individual J, K, Set and Clock inputs. When the clock goes HIGH the inputs are enabled and data may be entered. The logic level of the J and K inputs may be


    OCR Scan     		PDF 74F113 74F113PC 14-Leasafety

    Untitled

    Abstract: No abstract text available
    Text: M MOTOROLA MC54F/74F113 Product Preview DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP DESCRIPTION — MC54F/74F113 offers individual J, K, Set and Clock inputs. When the clock goes HIGH the inputs are enabled and data may be entered. The logic level of the J and K inputs


    OCR Scan     		PDF MC54F/74F113 MC54F/74F113 54/74F

    Untitled

    Abstract: No abstract text available
    Text: a National Semiconductor 54F/74F113 Dual JK Negative Edge-Triggered Flip-Flop General Description The ’F 1 13 o ffe rs individual J, K, S e t and C lock inputs. When the clo c k goes HIGH th e inputs are enabled and data m ay be entered. The logic level o f th e J and K inputs m ay be


    OCR Scan     		PDF 54F/74F113

    E 94733

    Abstract: No abstract text available
    Text: &N a t i o n a I S e m i c o n d u c t o r 74F113 Dual JK Negative Edge-Triggered Flip-Flop General Description The ’F113 offers individual J, K, Set and Clock inputs. When the clock goes HIGH the inputs are enabled and data may be entered. The logic level of the J and K inputs may be


    OCR Scan     		PDF 74F113 bS01122 E 94733